http://iet.metastore.ingenta.com
1887

Using asynchronous clock distribution networks for timing SFQ circuits

Using asynchronous clock distribution networks for timing SFQ circuits

For access to this article, please select a purchase option:

Buy chapter PDF
$16.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Asynchronous Circuit Applications — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In this chapter, we discuss the use of asynchronous clock distribution networks (ACDNs) to provide the timing for SFQ circuits. In particular, we review the hierarchical chains of homogeneous clover-leaves clocking, or (HC)2 LC [1], a self-adaptive clocking technique designed to be resilient in such uncertain environments. (HC)2 LC inherits its robustness from its asynchronous nature that adapts to the spatially correlated cell delays, trading-off reasonable area, and power overheads for higher reliability and improved scalability.

Chapter Contents:

  • 13.1 Introduction
  • 13.1.1 Why superconductive?
  • 13.1.2 Timing is a challenge
  • 13.1.3 Asynchronous clock distribution networks
  • 13.1.4 Chapter overview
  • 13.2 Background
  • 13.2.1 SFQ technology
  • 13.2.2 Timing fundamentals
  • 13.2.3 Clocking in SFQ
  • 13.3 Asynchronous clock distribution networks
  • 13.3.1 MG theory
  • 13.3.2 ACDN theory
  • 13.3.2.1 Synchronous clock sinks
  • 13.3.2.2 Uncertainty case
  • 13.4 Hierarchical chains of homogeneous clover-leaves clocking
  • 13.4.1 Hierarchical chains
  • 13.4.2 Bottom level
  • 13.4.3 Top loop
  • 13.4.4 (HC)2 LC theory
  • 13.4.5 Cycle time and clock skew
  • 13.4.6 Comparison to conventional CDN
  • 13.5 Discussion
  • References

Inspec keywords: circuit reliability; timing circuits; asynchronous circuits; clock distribution networks

Other keywords: reliability; timing SFQ circuits; ACDNs; single flux quantum technology; self-adaptive clocking technique; spatially correlated cell delays; trading-off reasonable area; homogeneous clover-leaves clocking; hierarchical chains; power overheads; asynchronous clock distribution networks

Subjects: Logic and switching circuits; Logic circuits; Other analogue circuits; Reliability

Preview this chapter:
Zoom in
Zoomout

Using asynchronous clock distribution networks for timing SFQ circuits, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs061e/PBCS061E_ch13-1.gif /docserver/preview/fulltext/books/cs/pbcs061e/PBCS061E_ch13-2.gif

Related content

content/books/10.1049/pbcs061e_ch13
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address