http://iet.metastore.ingenta.com
1887

Functional obfuscation of DSP cores used in CE devices

Functional obfuscation of DSP cores used in CE devices

For access to this article, please select a purchase option:

Buy chapter PDF
$16.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IP Core Protection and Hardware-Assisted Security for Consumer Electronics — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The previous chapter detailed many approaches for structural obfuscation but we now move forward to another class of obfuscation called “functional obfuscation.”The use of either of the techniques is the choice of design engineers. This chapter presents several methods to thwart IP piracy and RE attacks through functional obfuscation. More specifically, we will discuss IP functional locking blocks (ILBs)-based logic obfuscation for DSP cores used in CE devices as hardware hardening technique (Sengupta et al., 2018). Moreover, a PSO-based DSE is performed to generate a low-overhead, functionally obfuscated (FO) design solution for DSP cores (Sengupta and Sedaghat, 2011, 2013). The rest of the chapter is organized as follows: Section 8.2 discusses different attack scenarios and threat model. Section 8.3 explains selected functional obfuscation techniques that are available in the literature. Section 8.4 discusses the design process of functional obfuscation for DSP IP cores used in CE devices. Section 8.5 presents the security analysis of functional obfuscation methodology for DSP IP core design. Section 8.6 discusses PSO-based optimization for FO design. Section 8.7 presents analysis on case studies/test cases.

Chapter Contents:

  • 8.1 Introduction
  • 8.2 Attack scenarios and threat model
  • 8.2.1 Possible attack scenarios
  • 8.2.2 Threat model
  • 8.3 Selected functional obfuscation approaches
  • 8.4 Design of functionally obfuscated DSP core
  • 8.4.1 Formulation
  • 8.4.2 Low-cost obfuscation method for DSP core
  • 8.5 Security of functionally obfuscated DSP core design
  • 8.5.1 Keyspace
  • 8.5.2 Security analysis
  • 8.5.3 Countermeasures against attacks
  • 8.6 Optimization engine for functional obfuscation of DSP cores
  • 8.6.1 Particle encoding
  • 8.6.2 Particle fitness
  • 8.6.3 Updating particle
  • 8.7 Analysis of case studies
  • 8.7.1 Security analysis
  • 8.7.2 Overhead analysis
  • 8.7.3 Comparative analysis
  • 8.8 Conclusion
  • 8.9 Exercises
  • References

Inspec keywords: microprocessor chips; logic circuits; particle swarm optimisation; digital signal processing chips

Other keywords: PSO-based optimization; blocks-based logic obfuscation; CE devices; IP functional locking blocks; IP piracy; structural obfuscation; security analysis; functional obfuscation; hardware hardening technique; DSP IP core design

Subjects: Logic circuits; Microprocessor chips; Digital signal processing chips; Digital signal processing chips; Optimisation techniques; Logic and switching circuits; Optimisation techniques; Microprocessors and microcomputers

Preview this chapter:
Zoom in
Zoomout

Functional obfuscation of DSP cores used in CE devices, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs060e/PBCS060E_ch8-1.gif /docserver/preview/fulltext/books/cs/pbcs060e/PBCS060E_ch8-2.gif

Related content

content/books/10.1049/pbcs060e_ch8
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address