http://iet.metastore.ingenta.com
1887

Symmetrical protection of DSP IP core and integrated circuits using fingerprinting and watermarking

Symmetrical protection of DSP IP core and integrated circuits using fingerprinting and watermarking

For access to this article, please select a purchase option:

Buy chapter PDF
$16.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IP Core Protection and Hardware-Assisted Security for Consumer Electronics — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter discusses the use of watermarking and fingerprinting for symmetrical protection of DSP IP cores and integrated circuits. Symmetrical IP core protection is a mechanism in which both seller and buyers of an IP can have signature for doubleproof of ownership and whereas significantly reducing false ownership claims.

Chapter Contents:

  • 5.1 Introduction
  • 5.1.1 Background on watermark and fingerprint
  • 5.1.2 Threat model
  • 5.1.3 Benefits of protection at higher abstraction
  • 5.2 Fundamentals of IP core protection
  • 5.2.1 Overview on non-symmetric IP core protection techniques
  • 5.2.2 Overview on symmetric IP core protection techniques
  • 5.3 Symmetrical IP core protection for DSP core
  • 5.3.1 Problem formulation
  • 5.3.2 Symmetrically protected design—area evaluation model
  • 5.3.3 Symmetrically protected design—delay evaluation model
  • 5.3.4 Symmetrically protected design—cost evaluation function
  • 5.3.5 Encoding rules of buyer fingerprint and seller watermark for DSP IP cores
  • 5.3.6 Multi-variable signature embedding process
  • 5.3.7 Signature detection process
  • 5.3.8 Desirable properties of signature
  • 5.4 Case study of symmetrical IP core protection
  • 5.4.1 Demonstration of fingerprinting constraints embedding process
  • 5.4.2 Demonstration of watermarking constraints embedding process
  • 5.5 Analysis of case studies for DSP cores
  • 5.5.1 Analysis of embedding cost, security metric on DSP Cores symmetrical protection
  • 5.5.2 Comparative study between symmetrical and non-symmetrical technique
  • 5.6 Conclusion
  • 5.7 Exercises
  • References

Inspec keywords: industrial property; digital signal processing chips; watermarking

Other keywords: fingerprinting; symmetrical protection; DSP IP core; integrated circuits; watermarking

Subjects: Legal aspects of computing; Digital signal processing chips; Semiconductor integrated circuits; Digital signal processing chips

Preview this chapter:
Zoom in
Zoomout

Symmetrical protection of DSP IP core and integrated circuits using fingerprinting and watermarking, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs060e/PBCS060E_ch5-1.gif /docserver/preview/fulltext/books/cs/pbcs060e/PBCS060E_ch5-2.gif

Related content

content/books/10.1049/pbcs060e_ch5
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address