Reconfigurable and approximate computing for video coding

Access Full Text

Reconfigurable and approximate computing for video coding

For access to this article, please select a purchase option:

Buy chapter PDF
£10.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
VLSI Architectures for Future Video Coding — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Author(s): Francesca Palumbo 1  and  Carlo Sau 2
View affiliations
Source: VLSI Architectures for Future Video Coding,2019
Publication date August 2019

The Chapter begins with a discussion of the constraints and needs of video coding systems. The lack in flexibility of traditional monolithic codec specifications, not suitable to model commonalities among codecs and foster reusability among successive codec generations/updates, was the main trigger for the development of a new standard initiative within the ISO/IEC MPEG committee, called reconfigurable video coding (RVC). The MPEG-RVC framework exploits the dataflow nature behind video coding to foster flexible and reconfigurable codec design, as well as to support dynamic reconfiguration. The Chapter goes on to consider that the inherent resiliency of various functional blocks (like motion estimation in the high-efficiency video coding, HEVC) and the varying levels of user perception make video coding suitable to apply approximate computing techniques. Approximate computing, if properly supported at design time, allows achieving run-time trade-offs, representing a new direction in hardware-software codesign research. The main assumption behind approximate computing, exploited within video coding, is that the degree of accuracy (in this case during codec execution) is not required to be the same all the time. The final part of the Chapter attempts to put together the concepts addressed and remarks on which are, in the authors' opinion, some interesting research directions.

Chapter Contents:

  • 9.1 Constraints and needs of video-coding systems
  • 9.1.1 Chapter organization
  • 9.2 Reconfigurable video coding
  • 9.2.1 Overview of the standard and its features
  • 9.2.2 Dynamic reconfiguration exploiting MPEG-RVC
  • 9.2.3 MPEG-RVC key remarks
  • 9.3 Approximate video-coding systems
  • 9.3.1 Data-level approximation
  • 9.3.2 Hardware level approximation
  • 9.3.3 Computation level approximation
  • 9.3.4 Approximate computing key remarks
  • 9.4 Final remarks
  • Acknowledgment
  • References

Inspec keywords: hardware-software codesign; video codecs; video coding

Other keywords: user perception; dynamic reconfiguration; reconfigurable computing; motion estimation; codec design; functional blocks; ISO/IEC MPEG committee new standard initiative; high-efficiency video coding; MPEG-RVC framework; hardware-software codesign; dataflow; HEVC; approximate computing

Subjects: Codecs, coders and decoders; Video signal processing; Hardware-software codesign; Image and video coding; Television and video equipment, systems and applications; Electronic engineering computing

Preview this chapter:
Zoom in
Zoomout

Reconfigurable and approximate computing for video coding, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs053e/PBCS053E_ch9-1.gif /docserver/preview/fulltext/books/cs/pbcs053e/PBCS053E_ch9-2.gif

Related content

content/books/10.1049/pbcs053e_ch9
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading