http://iet.metastore.ingenta.com
1887

## Low-power circuit design techniques for high-resolution video coding

• Author(s):
• DOI:

$16.00 (plus tax if applicable) ##### Buy Knowledge Pack 10 chapters for$120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:

VLSI Architectures for Future Video Coding — Recommend this title to your library

## Thank you

After an Introduction, the Chapter presents the sources of power dissipation in CMOS circuits, as well as a methodology for accurate power dissipation estimation using real-video data. State-of-the-art low-power techniques used in dedicated hardware accelerator designs are discussed in the next section. One of the methods introduced in this section shows the hybrid encoding of arithmetic operators and a new hybrid-encoded adder operator is presented. The power-efficient hybrid encoding representation groups m bit and uses gray encoding to potentially reduce circuit switching activity, both internally and at the inputs of the arithmetic operators. This section also discusses the exploration of different adder compressor structures in SAD operation and filter interpolation hardware architecture. Adder compressor architecture performs the simultaneous addition of N operands. Combinations of 3-2, 4-2, 5-2, and 7-2 adder compressors are discussed. An approximate computing technique is presented which is based on the coefficient pruning for SATD hardware architecture, and finally the application of the low-power techniques in SAD, SATD, and interpolation filters is presented in detail.

Chapter Contents:

• 5.1 Introduction
• 5.2 Power dissipation in CMOS and a methodology estimation using real-video data
• 5.2.1 Sources of power dissipation
• 5.2.1.1 Static power
• 5.2.1.2 Short-circuit power
• 5.2.1.3 Switching power (dynamic power)
• 5.2.2 Power estimation in the current industrial ASIC design flow
• 5.3 Compute-intensive video-coding blocks overview
• 5.3.1 Sum of absolute differences
• 5.3.2 Sum of absolute transformed differences
• 5.3.3 Interpolation filter
• 5.4 Low-power design techniques
• 5.4.1 Compression-based operators
• 5.4.1.1 Internal structures of adder compressors
• 5.4.2 Hybrid encoding
• 5.4.2.1 Hybrid code definition
• 5.4.3 Approximate computing using pruning for SATD
• 5.4.3.1 Pruning-based algorithm
• 5.5 Low-power techniques for video-coding blocks—applications and results
• 5.5.2 SATD architecture with pruning
• 5.5.2.1 Results and discussions of the SATD pruning techniques
• 5.5.3 Interpolation filter with adder compressors
• 5.5.3.1 Interpolation filters architecture using adder compressors
• 5.5.3.2 Interpolation filter architecture results
• 5.6 Conclusions
• References

Inspec keywords:

Preview this chapter:

Low-power circuit design techniques for high-resolution video coding, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs053e/PBCS053E_ch5-1.gif /docserver/preview/fulltext/books/cs/pbcs053e/PBCS053E_ch5-2.gif

### Related content

content/books/10.1049/pbcs053e_ch5
pub_keyword,iet_inspecKeyword,pub_concept
6
6
This is a required field