Your browser does not support JavaScript!

Modeling of pipeline ADC functionality and nonidealities

Modeling of pipeline ADC functionality and nonidealities

For access to this article, please select a purchase option:

Buy chapter PDF
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Modelling Methodologies in Analogue Integrated Circuit Design — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

During the design of mixed signal circuits and systems, engineers often begin with high-level behavioral descriptions of the target system. The main appeal of this approach is to reveal theoretical limits and impact of nonidealities before starting transistor level design. This method becomes especially valuable during the design of high-performance and high-resolution circuits. Therefore, behavioral models of mixed signal systems, such as analog-to-digital converters (ADCs), have become a popular research topic. Using such models, the design parameters can be explored based on fast, high-level simulations. As will be described in this chapter, behavioral models of the circuit nonidealities can reveal many issues early in the design. Hence, nonidealities of the circuits should be described and modeled carefully. Sections 9.1 and 9.2 briefly explain the structure of the pipeline ADC and flash ADC, respectively. Section 9.3 describes an ideal model for a pipeline ADC. Next, in Section 9.4, circuit nonidealities are analyzed and modeled in MATLAB® and SimulinkTM environments. Finally, the model of whole ADC with nonideality models are simulated and results are presented in Section 9.5.

Chapter Contents:

  • 9.1 Pipeline ADC
  • 9.2 Flash ADC
  • 9.3 Behavioral model of pipeline ADCs
  • 9.3.1 A 1.5-bit sub-ADC model
  • 9.3.2 Multiplier DAC
  • 9.3.3 A 3-bit flash ADC
  • 9.4 Sources of nonidealities in pipeline ADCs
  • 9.4.1 Op-amp nonidealities
  • Finite DC gain
  • Bandwidth and slew rate
  • Input offset of an operational amplifier
  • Noise sources of an operational amplifier
  • 9.4.2 Switch nonidealities
  • Switch thermal noise
  • Charge injection
  • Clock feedthrough
  • Nonlinear switch resistance
  • 9.4.3 Clock jitter and skew mismatch
  • 9.4.4 Capacitor mismatches
  • 9.4.5 Current sources matching error
  • 9.4.6 Comparator offset
  • 9.5 Final model of the pipeline ADC and its performance results
  • 9.6 Conclusion
  • Acknowledgement
  • References

Inspec keywords: pipeline arithmetic; electronic engineering computing; analogue-digital conversion; integrated circuit design; mixed analogue-digital integrated circuits; Matlab; integrated circuit modelling

Other keywords: flash ADC; mixed signal systems; high-resolution circuits; high-level simulations; circuit nonidealities; high-level behavioral descriptions; behavioral models; pipeline ADC functionality; analog-to-digital converters; Simulink; high-performance circuits; mixed signal circuits; transistor level design; MATLAB

Subjects: Mathematics computing; Digital circuit design, modelling and testing; Electronic engineering computing; A/D and D/A convertors; Digital arithmetic methods; A/D and D/A convertors

Preview this chapter:
Zoom in

Modeling of pipeline ADC functionality and nonidealities, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs051e/PBCS051E_ch9-1.gif /docserver/preview/fulltext/books/cs/pbcs051e/PBCS051E_ch9-2.gif

Related content

This is a required field
Please enter a valid email address