Your browser does not support JavaScript!

Modeling of variability and reliability in analog circuits

Modeling of variability and reliability in analog circuits

For access to this article, please select a purchase option:

Buy chapter PDF
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Modelling Methodologies in Analogue Integrated Circuit Design — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter is divided into four sections. In Section 8.1, the probabilistic defect occupancy (PDO) model, a physics-based compact model, is introduced, which can be easily implemented into circuit simulators. Section 8.2 describes a purposely designed IC which contains suitable test structures, together with a full instrumentation system for the massive characterization of TZV and TDV in CMOS transistors, from which aging of the technology under study can be statistically evaluated. Section 8.3 is devoted to a smart methodology, which allows extracting the statistical distributions of the main physical parameters related to TDV from the measurements performed with the instrumentation system. Finally, Section 8.4 describes CASE, a new reliability simulation tool that accounts for TZV and TDV in analog circuits, covering important aspects, such as the device degradation evaluation, by means of stochastic modeling and the link between the device biasing and its degradation. As an example, the shifts of the performance of a Miller operational amplifier related to the device TDV is evaluated using CASE. Finally, in Section 8.5 the main conclusions are summarized.

Chapter Contents:

  • 8.1 Modeling of the time-dependent variability in CMOS technologies: the PDO model
  • 8.2 Characterization of time zero variability and time-dependent variability in CMOS technologies
  • 8.3 Parameter extraction of CMOS aging compact models
  • 8.3.1 Description of the method
  • 8.3.2 Application examples
  • 8.4 CASE: a reliability simulation tool for analog ICs
  • 8.4.1 Simulator features
  • 8.4.2 TZV and TDV studied in a Miller operational amplifier
  • 8.5 Conclusions
  • Acknowledgments
  • References

Inspec keywords: instrumentation; statistical distributions; integrated circuit reliability; integrated circuit modelling; circuit simulation; operational amplifiers; stochastic processes; CMOS analogue integrated circuits

Other keywords: circuit simulators; smart methodology; Miller operational amplifier; stochastic modeling; CMOS transistors; full instrumentation system; analog circuit reliability; physical parameters; physics-based compact model; TDV; device biasing; TZV; device degradation evaluation; time-dependent variability; probabilistic defect occupancy model; statistical distributions; reliability simulation tool; PDO model; CASE tool; analog circuit variability modeling; time-zero variability

Subjects: Semiconductor integrated circuit design, layout, modelling and testing; Other topics in statistics; Reliability; Analogue circuit design, modelling and testing; Analogue circuits; Other topics in statistics; Electronic engineering computing; CMOS integrated circuits

Preview this chapter:
Zoom in

Modeling of variability and reliability in analog circuits, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs051e/PBCS051E_ch8-1.gif /docserver/preview/fulltext/books/cs/pbcs051e/PBCS051E_ch8-2.gif

Related content

This is a required field
Please enter a valid email address