Your browser does not support JavaScript!

Verification of modeling: metrics and methodologies

Verification of modeling: metrics and methodologies

For access to this article, please select a purchase option:

Buy chapter PDF
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Modelling Methodologies in Analogue Integrated Circuit Design — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In this chapter we concentrated on checking the correctness or accuracy of analog behavioral models. The authors presented some approaches to judge the verification process using metrics like code or state-space coverage. These coverage methods are new for the analog domain and can be used to substantially increase the confidence in the verification setup and following in the model. Additionally, the authors presented a methodology to generate a model in a complete formal way due to the consideration of the whole reachable state space of the original circuit. This approach reaches a big abstraction in combination with a high speed-up comparable with manually written behavioral models.

Chapter Contents:

  • 5.1 Overview
  • 5.1.1 State space and normal form
  • 5.2 Model validation
  • 5.2.1 Model validation metrics
  • Code coverage
  • State-space coverage
  • 5.3 Semiformal model verification
  • 5.4 Formal model verification
  • 5.4.1 Equivalence checking
  • 5.4.2 Other formal techniques
  • 5.5 Formal modeling
  • 5.5.1 Correct by construction: (automatic) abstract model generation via hybrid automata
  • Abstraction by sampling the state space
  • Linear location identification
  • State-space representation of the HA locations
  • Experimental results
  • Correction and formal verification of the constructed model
  • 5.6 Conclusion
  • Acknowledgements
  • References

Inspec keywords: analogue circuits; behavioural sciences computing

Other keywords: code coverage; manually written behavioral models; state-space coverage; reachable state space

Subjects: Other analogue circuits

Preview this chapter:
Zoom in

Verification of modeling: metrics and methodologies, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs051e/PBCS051E_ch5-1.gif /docserver/preview/fulltext/books/cs/pbcs051e/PBCS051E_ch5-2.gif

Related content

This is a required field
Please enter a valid email address