http://iet.metastore.ingenta.com
1887

Exploratory logic synthesis for multiple independent gate FETs

Exploratory logic synthesis for multiple independent gate FETs

For access to this article, please select a purchase option:

Buy chapter PDF
£10.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Functionality-Enhanced Devices An alternative to Moore's Law — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The use of multiple independent gate field effect transistors (MIGFETs) is a promising scaling path for digital electronics. While a MIGFET functionality increases with the number of gates, also its physical implementation cost grows. In this book chapter, the authors address this question from a logic synthesis standpoint. The aim is to determine whether or not an increasing number of gates leads to more compact design implementations. They propose a logic synthesis methodology that exploits at a fine grain a switching function for a target MIGFET, potentially being any Boolean function. By using device and interconnect models, they estimate the characteristics of the synthesized circuits.

Chapter Contents:

  • 11.1 Introduction
  • 11.2 Survey on emerging MIGFETs
  • 11.2.1 Double-gate silicon nanowire field effect transistor
  • 11.2.2 Independent-gate-FinFET-LVth
  • 11.2.3 Independent-gate-FinFET-HVth
  • 11.2.4 Triple-gate-floating-gate metal-oxide-semiconductor (MOS)
  • 11.2.5 Triple-gate-silicon nanowire field effect transistor
  • 11.2.6 Logic abstraction and discussion
  • 11.3 Logic synthesis for MIGFETs
  • 11.3.1 Brief overview on logic synthesis
  • 11.3.2 Circuit design considerations
  • 11.3.3 Synthesis methodology
  • 11.4 Experimental results
  • 11.4.1 Methodology
  • 11.4.1.1 Benchmarks MIGFETs
  • 11.4.1.2 Estimation models
  • 11.4.1.3 Synthesis tool
  • 11.4.2 Results
  • 11.4.3 Discussion
  • 11.5 Custom exploration of special MIGFET classes
  • 11.5.1 Potential of XOR MIGFETs
  • 11.5.2 Potential of MAJ MIGFETs
  • 11.5.3 Summary
  • 11.6 Conclusions
  • References

Inspec keywords: semiconductor device models; MOSFET; interconnections; logic design

Other keywords: design; digital electronics; physical implementation cost; gates; logic synthesis; Boolean function; multiple independent gate FETs; MIGFETs

Subjects: Insulated gate field effect transistors; Semiconductor device modelling, equivalent circuits, design and testing

Preview this chapter:
Zoom in
Zoomout

Exploratory logic synthesis for multiple independent gate FETs, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs039e/PBCS039E_ch11-1.gif /docserver/preview/fulltext/books/cs/pbcs039e/PBCS039E_ch11-2.gif

Related content

content/books/10.1049/pbcs039e_ch11
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address