Memristor-based adder designs

Memristor-based adder designs

For access to this article, please select a purchase option:

Buy chapter PDF
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
System Design with Memristor Technologies — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter presents various designs of memristor-based adders. IMPLY, hybridCMOS, threshold gate, and MAD approaches are employed to implement ripplecarry, carry-select, conditional-sum, and carry-lookahead adders. Each design is described and analyzed in terms of complexity and delay. Completed schematics are also given.

Chapter Contents:

  • 6.1 Ripple Carry Adders
  • 6.1.1 IMPLY ripple-carry adder
  • Baseline IMPLY full adder
  • Optimizing the critical path
  • Optimized IMPLY ripple-carry adder
  • Pipelining
  • 6.1.2 Hybrid-CMOS ripple-carry adder
  • Optimized hybrid-CMOS ripple-carry adder
  • 6.1.3 Threshold gate ripple-carry adder
  • Ripple-carry adder with GOTO pairs
  • Ripple-carry adder with CSTG gates
  • Ripple-carry adder schematic
  • 6.1.4 MAD gate ripple-carry adder
  • Baseline MAD full adder
  • Optimized MAD full adder
  • Baseline MAD ripple-carry adder
  • Optimized MAD ripple-carry adder
  • Pipelining
  • Translation into a crossbar
  • 6.1.5 Ripple-carry adder analysis and comparison
  • 6.2 Carry Lookahead adders
  • 6.2.1 IMPLY carry-lookahead adder
  • Multiset IMPLY operation
  • Group propagate and group generate production
  • Sum and carry-out production
  • 16-bit logic
  • Pipelining and ordering optimizations
  • 6.2.2 Hybrid-CMOS carry-lookahead adder
  • 6.2.3 Threshold gate carry-lookahead adder
  • Gate expressions per block
  • 16-bit logic block
  • 6.2.4 MAD gate carry-lookahead adder
  • Group signal optimizations
  • Carry-signal optimizations
  • 16-bit logic block
  • 6.2.5 Carry-lookahead adder analysis and comparison
  • 6.3 Carry-select adders
  • 6.3.1 IMPLY carry-select adder
  • IMPLY multiplexer design
  • Selecting design parameters
  • Pipelining
  • 6.3.2 Hybrid-CMOS carry-select adder
  • 6.3.3 Threshold gate carry-select adder
  • GOTO implementation
  • CSTG implementation
  • 6.3.4 MAD gate carry-select adder
  • Pipelining
  • 6.3.5 Carry-select adder analysis and comparison
  • 6.4 Conditional-sum adders
  • 6.4.1 IMPLY conditional-sum adder
  • Optimizations to reduce copy operations
  • Pipelining
  • 6.4.2 Hybrid-CMOS conditional-sum adder
  • 6.4.3 Threshold gate conditional-sum adder
  • 6.4.4 MAD gate conditional-sum adder
  • 6.4.5 Conditional-sum adder analysis and comparison

Inspec keywords: memristors; circuit complexity; adders; CMOS logic circuits

Other keywords: carry-lookahead adder; hybrid CMOS approach; MAD approach; carry-select adder; ripple carry adder; memristor-based adder design; IMPLY; conditional-sum adder; threshold gate approach

Subjects: CMOS integrated circuits; Logic and switching circuits; Logic circuits; Resistors

Preview this chapter:
Zoom in

Memristor-based adder designs, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs038e/PBCS038E_ch6-1.gif /docserver/preview/fulltext/books/cs/pbcs038e/PBCS038E_ch6-2.gif

Related content

This is a required field
Please enter a valid email address