http://iet.metastore.ingenta.com
1887

Data stability and write ability enhancement techniques for FinFET SRAM circuits

Data stability and write ability enhancement techniques for FinFET SRAM circuits

For access to this article, please select a purchase option:

Buy chapter PDF
$16.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Nano-CMOS and Post-CMOS Electronics: Circuits and Design — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Six-transistor static random-access memory (6T SRAM) cell is the fundamental building block of memory cache in modern microprocessors. Each bit of data is stored in an individual 6T SRAM cell in the memory subsystem. Read data stability and write ability of 6T SRAM cells are degraded with the scaling of CMOS technology. Conventional circuit techniques for achieving wider voltage margins during read and write operations cause significantly larger silicon area and increased power consumption. Several alternative FinFET memory design techniques are presented in this chapter for achieving stronger data stability during read operations and wider voltage margin during write operations without causing area and power consumption overheads in the memory subsystems of microprocessors.

Chapter Contents:

  • 4.1 Introduction
  • 4.2 Six-FinFET SRAM cells
  • 4.2.1. Conventional six-FinFET SRAM cell
  • 4.2.2. Independent-gate FinFET SRAM cell
  • 4.2.3. SRAM cell with asymmetrically overlap/underlap engineered FinFETs
  • 4.2.4. Hybrid SRAM cell with asymmetrically overlapped/underlapped bitline access transistors
  • 4.2.5. SRAM cell with asymmetrically gate-underlapped transistors
  • 4.2.6. Single-ended read SRAM cell with underlap engineered symmetrical-FinFETs
  • 4.3 Fabrication and SRAM cell area comparison
  • 4.4 Case study: 8KBit memory arrays designed with different SRAM cells
  • 4.4.1. Read static noise margin
  • 4.4.2. Hold static noise margin
  • 4.4.3. Write voltage margin
  • 4.4.4. Data access speed
  • 4.4.5. Leakage power consumption
  • 4.5. Variations of underlap (overlap) lengths due to process imperfections
  • 4.6 Conclusions
  • References

Inspec keywords: power consumption; MOSFET circuits; silicon; SRAM chips; cache storage; microprocessor chips

Other keywords: FinFET memory design technique; 6T SRAM cell; memory cache; memory subsystem; write ability enhancement technique; static random-access memory; microprocessor; power consumption; FinFET SRAM circuit; read data stability; silicon

Subjects: Semiconductor storage; Microprocessors and microcomputers; Semiconductor integrated circuits; Microprocessor chips; Memory circuits

Preview this chapter:
Zoom in
Zoomout

Data stability and write ability enhancement techniques for FinFET SRAM circuits, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs030e/PBCS030E_ch4-1.gif /docserver/preview/fulltext/books/cs/pbcs030e/PBCS030E_ch4-2.gif

Related content

content/books/10.1049/pbcs030e_ch4
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address