Index

<u>A</u>

A* Algorithm 254 Abstract data types 28 **ADFT 111** AI-based design techniques 1 AI Paradigm 7 Algebraic techniques 163 Algorithmic thinking 3 ALLOC 36 Allocation 60 Analogue systems 202 Analogue VLSI layout synthesis 201 Analysis 10 Area overhead 125, 126, 128, 130AUTOALL 36 Automatic generation of test patterns 163

$\underline{\mathbf{B}}$

Backtracking 4, 125 Behavioural synthesis 78 BILBOs 132 BIST 125 Boolean difference 163 Boyer Moore theorem proover 25 Bus control block 190

$\underline{\mathbf{C}}$

Case-based plan 226 Case-based planning scheme 218 Cell stretching 247 CHIPADE 202 Chip assembly 246 CHIPWISE 209 Clique partitioning 65 Compiler optimisations 57 Component orientation 218 Component interconnectivity 215 Condition vector node encoding 65 Conflicting requirements 1 Constraints 3 Contour following 261 Control data flow graph 54 Conventional programming

270 Index

languages 3 Cost/benefit analysis 125 Cost model 129 Cost modelling 126 CRIB Critical paths 106 Crosstalk 214

$\underline{\mathbf{D}}$

D-algorithm 163 Database 27 Data path assignment 61 DEALLOC 36 DEFN 27 Design and analysis 1 Design assistant 1, 10 Design choices 4 Design costs 130 Design for testability 122, 125, 180 Design iterations 2, 4 Digital systems 1 Direct access 190

Ē

EALS 203 Early design choices 1 Economics model 129 Error Decoder 37 ESPRIT 140 Events 27 EXIT 36 Expert analogue system layout 201, 240 Expert hardware design system 10 Expert system 1, 96, 125 Explanation 1 Explanation of the design decisions 17 Explanatory/interface module 97 Extracting tests from FAFs 174

F

Fast discrete cosine transform 76 Fault augmented function (FAF) 164 Fault cover 128 First order logic 27 FIS 107 Floorplanning 62, 245 Formal specifications 25 Frame-based 97, 98 Frontier list 254 Full custom 245 Full scan 132 Functional blocks 124 Functional cells 202 Functional module 205, 208

<u>G</u>

Generated test plan 194 Graph colouring 65 Grouping of components 223 Guiding test plan 193

H

Hardware description language 26 Heuristic knowledge 108 Heuristics 7, 9 Hierarchical clustering 64 Hierarchical designs 192 Hierarchical test 142 Hierarchy 181 High level design decisions 13 High level synthesis 26, 52 HITEST 103 HOL 25 Hypothesis 28

Ĩ

IKBS 1,9 **ILAC 202** Ill-structured problem 1 Incomplete initial specifications 7 Incomplete requirements 4 Inconsistencies 7 Inference engine 97, 98 Initial test plan 193 Intelligent CAD systems 4 Interacting objectives 6 Interactive design tool 24 Interactive interface 34 Interconnections and constraints 203 Interface synthesis 51 I-paths 125 Isolation 213

K

KBES 9
Knowledge acquisition module 97
Knowledge-base 97, 124, 128, 129, 137 Knowledge-based expert system 9 Knowledge-based method 9 Knowledge-based systems 124 Knowledge database 206

Ē

Layer type 234, 235 Layer type information 209 Leaf-macros 183 Libraries 33 Library of existing designs 13 Logic-based 97

M

Manage the complexibility 1 Marketing 129 Manhattan paths 257 Matching 213 Microprocessor based systems 12 Min-cut partitioning 64 **MIND** 106 Mixed integer linear programming 65 Modified design 5 Module assignment 61 Modules202 MRG/SPL 36 Multiple connection path case-based planner 231 Multiple strategy systems 124

```
272 Index
```

<u>N</u>

Netlist information 206

$\overline{\mathbf{0}}$

Object-oriented programming (OOP) 18 Op Amp 234 OPEC2 113 Operator assignment 61 Optimisation 139

<u>P</u>

Packaging costs 130 Partial solution 7 Parasitic 214 Parasitics 227 Parsing operation 206 Piramid VLSI design system 186 PLA 125, 132, 137 Placement 203, 208, 209 PLA-ESS 112 Pre-determined strategy 3 Problem space 7 Procedural knowledge 108 Production costs 130 PROLOG 206 PROVE-LEMMA 27 Pruning the search space 9

Q

Quantifier free 27 QUOTIENT 29 QUOTIENT-TIMES -TIMES 29

<u>R</u>

RAM 132 Reasoning strategies 98 Reduction rules 167 Register assignment 61 Repetitive structure 36 Requirements capture 11 Re-use 13 **REWRITE 36** Re-write rule 28 Routing 203, 208 Routing overhead 128 Ruled-based 94 Rule-based expert system 213 Rules of thumb 9

$\underline{\mathbf{S}}$

SAGE 26 SALIM 202 Saticficing 6 Scan 124 Scan chain 190 SCIRTSS 105 Scheduling 59 Scheduling and allocation 26 Self-test 132 Shell principle 28 Simulated annealing 76 Solution proposals 8 Sphinx system 186 Standard cell 126

STICKS 209, 240 Stick representation 245 STORE 35 STRICT 25 Structural knowledge 108 System level synthesis 51 Synthesis 10, 125 SUPERCAT 102

<u>T</u>

TDES 109.124 Testable design methodologies 124 Testability 122, 125, 180 Testability analysis 123 Testability synthesis 193 Testability rules 187 Test application protocol 186 Test control block 191 132 Test costs Test inference scan-cell 190 Testing costs 122 Test generation 101 Test generator 12 Test pattern assembler 196 Test pattern generation 128 Test plan 185 Test strategy 129 Test strategy controller 128, 137 Test strategy planning 122, 124 Test synthesis 193 Test time 125, 126 TIGER 110.124 Timing analysis 14

Top-level requirements 13 Trade-offs 11 Transfer paths 190 Transformation 59 Transformational correctness 123 Transformational synthesis 122 Transparency 139

<u>U</u>

Unbounded search space 8 Understandability 1

$\underline{\mathbf{V}}$

VHDL 83 VHDL for synthesis 67 VLSI design 24

W

Weighting value 209, 214 Weights 126

Z

Zissos 167

Algorithmic and knowledge based CAD for VLSI

The continuing growth in the size and complexity of VLSI devices requires a parallel development of well-designed, efficient CAD tools. The majority of commercially available tools are based on an algorithmic approach to the problem and there is a continuing research effort aimed at improving these. The sheer complexity of the problem has, however, led to an interest in examining the applicability of expert systems and other knowledge based techniques to certain problems in the area and a number of results are becoming available. The aim of this book, which is based on material given at an IEE Colloquium of the same name, is to sample the present state-of-the-art in CAD for VLSI and it covers both newly developed algorithms and applications of techniques from the artificial intelligence community. The editors believe it will prove of interest to all engineers concerned with the design and testing of integrated circuits and systems.

Gaynor Taylor is Professor of Systems Design and currently Head of the Department of Electronic Engineering at the University of Hull. She has been a member of the academic staff of the university since 1980 and is involved in teaching courses on CAD for VLSI and research into test pattern generation and design for testability for both digital and mixed analogue and digital devices. Prior to joining the university she spent a number of years at the GEC-Marconi Research Laboratories at Great Baddow where she was involved in the development of GAD tools for digital circuits and for passive filters.

She received her BSc, MSc and PhD degrees from UMIST and is a Chartered Engineer and Fellow of the IEE.

Gordon Russell has been on the academic staff of the Department of Electrical and Electronic Engineering at the University of Newcastle upon iyne since 1979, where he has been involved in teaching and research into CAD tools for VLSI circuit design and design for testability techniques. He has also been involved in a number of SERC and DTI funded research projects in these areas. Before joining Newcastle University he spent five years at Edinburgh University, involved in a range of CAD activities, first in the Department of Computer Science, then in the Department of Electrical Engineering and finally in the Wolfson Microelectronics Institute.

He is coauthor/coeditor of five books related to testing and other aspects of CAD for VLSI and has given a number of invited lectures at universities throughout Europe on the application of expert systems to test pattern generation and design for testability. He is a Chartered Engineer and a member of the IEE and IEEE. He received his BSc and PhD degrees from the University of Strathclyde.

Peter Peregrinus Ltd., Michael Faraday House, Six Hills Way, Stevenage, Herts. SGI 2AY, United Kingdom

ISBN 0 86341 267 X

Printed in the United Kingdom