This is an open access article published by the IET under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0/)
This study explores the suitability of dynamic logic style in ternary logic. It presents high-performance dynamic ternary half and full adders, which are essential components in computer arithmetic. The complete transformation from a static ternary design into its dynamic form is comprehensively investigated. The proposed dynamic strategy does not suffer from any race or charge sharing problems. These dynamic logic problems are dealt with in this study. In addition, the number of successive pass-transistors is reduced by a design technique which shortens the critical path of ternary circuits. The new adder cells are simulated by using Synopsys HSPICE and 32 nm carbon nanotube field-effect transistor technology. Simulation results demonstrate the superiority of dynamic ternary circuits. The proposed dynamic ternary half adder operates 21% faster, consumes 23% less power, and has even 14 fewer transistors than its static counterpart.
References
-
-
1)
-
11. Rabaey, J.M.: ‘Digital integrated circuits: a design perspective’ (Prentice-Hall, Upper Saddle River, NJ, USA, 1996).
-
2)
-
12. Marshall, A., Natarajan, S.: ‘SOI design: analog, memory and digital techniques’ (Springer, Boston, MA, USA, 2002).
-
3)
-
6. Lin, S., Kim, Y.B., Lombardi, F.: ‘CNTFET-based design of ternary logic gates and arithmetic circuits’, IEEE Trans. Nanotechnol., 2011, 10, (2), pp. 217–225 (doi: 10.1109/TNANO.2009.2036845).
-
4)
-
17. Murotiya, S.L., Gupta, A., Vasishth, S.: ‘CNTFET-based design of dynamic ternary full adder cell’. Annual IEEE India Conf., 2014, pp. 1–5.
-
5)
-
25. Goel, S., Kumar, A., Bayoumi, M.A.: ‘Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style’, IEEE Trans. VLSI Syst., 2006, 14, (12), pp. 1309–1321 (doi: 10.1109/TVLSI.2006.887807).
-
6)
-
13. Moaiyeri, M.H., Doostaregan, A., Navi, K.: ‘Design of energy-efficient and robust ternary circuits for nanotechnology’, IET Circuits Devices Syst., 2011, 5, (4), pp. 285–296 (doi: 10.1049/iet-cds.2010.0340).
-
7)
-
11. Iijima, S.: ‘Helical microtubules of graphitic carbon’, Nature, 1991, 354, (6348), pp. 56–58 (doi: 10.1038/354056a0).
-
8)
-
5. Dubrova, E.: ‘Multiple-valued logic in VLSI: challenges and opportunities’. Proc. NORCHIP, 1999, pp. 340–350.
-
9)
-
5. Mirzaee, R.F., Navi, K., Bagherzadeh, N.: ‘High-efficient circuits for ternary addition’, VLSI Des., 2014, 2014, (534587), pp. 1–15 (doi: 10.1155/2014/534587).
-
10)
-
28. Mohanty, S.P., Ranganathan, N., Kougianos, E., et al: ‘Low-power high-level synthesis for nanoscale CMOS circuits’ (Springer, 2008), pp. 59–60.
-
11)
-
7. Faghih Mirzaee, R., Nikoubin, T., Navi, K., et al: ‘Differential cascade voltage switch (DCVS) strategies by CNTFET technology for standard ternary logic’, Microelectron. J., 2013, 44, (12), pp. 1238–1250 (doi: 10.1016/j.mejo.2013.08.010).
-
12)
-
26. Mehrabi, S., Faghih Mirzaee, R., Moaiyeri, M.H., et al: ‘CNFET-based design of energy-efficient symmetric three-input XOR and full adder circuits’, Arab. J. Sci. Eng., 2013, 38, (12), pp. 3367–3382 (doi: 10.1007/s13369-013-0627-9).
-
13)
-
27. Chang, C.H., Gu, J., Zhang, M.: ‘A review of 0.18 μm full adder performances for tree structured arithmetic circuits’, IEEE Trans. VLSI Syst., 2005, 13, (6), pp. 686–695 (doi: 10.1109/TVLSI.2005.848806).
-
14)
-
3. Nigussie, E.E.: ‘Exploration and design of high performance variation tolerant on-chip interconnects’. , University of Turku, 2010.
-
15)
-
16. Murotiya, S.L., Gupta, A.: ‘A novel design of ternary full adder using CNTFETs’, Arab. J. Sci. Eng., 2014, 39, (11), pp. 7839–7846 (doi: 10.1007/s13369-014-1350-x).
-
16)
-
10. Hurst, S.L.: ‘Multiple-valued logic – its status and its future’, IEEE Trans. Comput., 1984, C-33, (12), pp. 1160–1179 (doi: 10.1109/TC.1984.1676392).
-
17)
-
1. Ho, R., Mai, K.W., Horowitz, A.M.: ‘The future of wires’, Proc. IEEE, 2001, 89, (4), pp. 490–504 (doi: 10.1109/5.920580).
-
18)
-
15. Faghih Mirzaee, R., Navi, K.: ‘Optimized adder cells for ternary ripple-carry addition’, IEICE Trans. Inf. Syst., 2014, E97-D, (9), pp. 2312–2319 (doi: 10.1587/transinf.2013LOP0007).
-
19)
-
2. Sakurai, T.: ‘Perspectives on power-aware electronics’. IEEE Int. Solid-State Circuits Conf., Digest of Technical Papers, 2003, vol. 1, pp. 26–29.
-
20)
-
21. Marulanda, J.M., Srivastava, A., Yellampalli, S.: ‘Numerical modeling of the I–V characteristics of carbon nanotube field effect transistors (CNT-FETs)’. 40th Southeastern Symp. System Theory, 2008, pp. 235–238.
-
21)
-
23. Ding, L., Mazumder, P.: ‘On circuit techniques to improve noise immunity of CMOS dynamic logic’, IEEE Trans. VLSI Syst., 2004, 12, (9), pp. 910–925 (doi: 10.1109/TVLSI.2004.833668).
-
22)
-
4. Ozer, E., Sendag, R., Gregg, D.: ‘Multiple-valued logic buses for reducing bus energy in low-power systems’, IEE Proc. Comput. Digit. Tech., 2006, 153, (4), pp. 270–282 (doi: 10.1049/ip-cdt:20050160).
-
23)
-
54. Moaiyeri, M.H., Mirzaee, R.F., Doostaregan, A., Navi, K., Hashemipour, O.: ‘A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits’, IET Comput. Digital Techn., 2013, 7, (4), pp. 167–181 (doi: 10.1049/iet-cdt.2013.0023).
-
24)
-
20. Cheng, C.H., Chang, S.C., Wang, J.S., et al: ‘Charge sharing fault detection for CMOS domino logic circuits’. Int. Symp. Defect and Fault Tolerance in VLSI Systems, 1999, pp. 77–85.
-
25)
-
19. Deng, J.: ‘Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors’. , Stanford University, 2007.
-
26)
-
27)
-
18. Liang, J., Chen, L., Han, J., Lombardi, F.: ‘Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs’, IEEE Trans. Nanotechnol., 2014, 13, (4), pp. 695–708 (doi: 10.1109/TNANO.2014.2316000).
-
28)
-
22. Meher, P., Mahapatra, K.K.: ‘A low-power circuit technique for domino CMOS logic’. Int. Conf. Intelligent Systems and Signal Processing, 2013, pp. 256–261.
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2015.0119
Related content
content/journals/10.1049/joe.2015.0119
pub_keyword,iet_inspecKeyword,pub_concept
6
6