access icon openaccess From static ternary adders to high-performance race-free dynamic ones

This study explores the suitability of dynamic logic style in ternary logic. It presents high-performance dynamic ternary half and full adders, which are essential components in computer arithmetic. The complete transformation from a static ternary design into its dynamic form is comprehensively investigated. The proposed dynamic strategy does not suffer from any race or charge sharing problems. These dynamic logic problems are dealt with in this study. In addition, the number of successive pass-transistors is reduced by a design technique which shortens the critical path of ternary circuits. The new adder cells are simulated by using Synopsys HSPICE and 32 nm carbon nanotube field-effect transistor technology. Simulation results demonstrate the superiority of dynamic ternary circuits. The proposed dynamic ternary half adder operates 21% faster, consumes 23% less power, and has even 14 fewer transistors than its static counterpart.

Inspec keywords: logic design; adders

Other keywords: static ternary adders; Synopsys HSPICE; successive pass-transistors; high-performance race-free dynamic logic style; computer arithmetic; size 32 nm; carbon nanotube field-effect transistor technology; static ternary design; high-performance dynamic ternary half adders

Subjects: Logic circuits; Logic design methods; Digital circuit design, modelling and testing; Logic and switching circuits

References

    1. 1)
      • 11. Rabaey, J.M.: ‘Digital integrated circuits: a design perspective’ (Prentice-Hall, Upper Saddle River, NJ, USA, 1996).
    2. 2)
      • 12. Marshall, A., Natarajan, S.: ‘SOI design: analog, memory and digital techniques’ (Springer, Boston, MA, USA, 2002).
    3. 3)
    4. 4)
      • 17. Murotiya, S.L., Gupta, A., Vasishth, S.: ‘CNTFET-based design of dynamic ternary full adder cell’. Annual IEEE India Conf., 2014, pp. 15.
    5. 5)
    6. 6)
    7. 7)
    8. 8)
      • 5. Dubrova, E.: ‘Multiple-valued logic in VLSI: challenges and opportunities’. Proc. NORCHIP, 1999, pp. 340350.
    9. 9)
    10. 10)
      • 28. Mohanty, S.P., Ranganathan, N., Kougianos, E., et al: ‘Low-power high-level synthesis for nanoscale CMOS circuits’ (Springer, 2008), pp. 5960.
    11. 11)
    12. 12)
    13. 13)
    14. 14)
      • 3. Nigussie, E.E.: ‘Exploration and design of high performance variation tolerant on-chip interconnects’. PhD thesis, University of Turku, 2010.
    15. 15)
    16. 16)
    17. 17)
    18. 18)
    19. 19)
      • 2. Sakurai, T.: ‘Perspectives on power-aware electronics’. IEEE Int. Solid-State Circuits Conf., Digest of Technical Papers, 2003, vol. 1, pp. 2629.
    20. 20)
      • 21. Marulanda, J.M., Srivastava, A., Yellampalli, S.: ‘Numerical modeling of the I–V characteristics of carbon nanotube field effect transistors (CNT-FETs)’. 40th Southeastern Symp. System Theory, 2008, pp. 235238.
    21. 21)
    22. 22)
    23. 23)
    24. 24)
      • 20. Cheng, C.H., Chang, S.C., Wang, J.S., et al: ‘Charge sharing fault detection for CMOS domino logic circuits’. Int. Symp. Defect and Fault Tolerance in VLSI Systems, 1999, pp. 7785.
    25. 25)
      • 19. Deng, J.: ‘Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors’. PhD thesis, Stanford University, 2007.
    26. 26)
      • 24. ‘Stanford University CNFET Model’. Available at http://www.nano.stanford.edu/models.phpwebsite.
    27. 27)
    28. 28)
      • 22. Meher, P., Mahapatra, K.K.: ‘A low-power circuit technique for domino CMOS logic’. Int. Conf. Intelligent Systems and Signal Processing, 2013, pp. 256261.
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2015.0119
Loading

Related content

content/journals/10.1049/joe.2015.0119
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading