This study presents a minimum jitter-based adaptive decision feedback equaliser (DFE) for giga-bit-per-second (Gbps) serial links. The adaptation in search for the optimal tap coefficients of DFE is carried out with the objective to minimise data jitter at the edge of data eyes. Jitter minimisation is achieved by adjusting the slope of the DFE that counteracts that of the channel. The effectiveness of the proposed adaptive DFE is evaluated by embedding the DFE in a 2 Gbps serial link. The data link is analysed using Spectre from Cadence Design Systems with BSIM4 device models. Simulation results demonstrate that the proposed adaptive DFE is capable of opening closed data eyes with 83% vertical opening, 68% horizontal opening and 16% data jitter over 1 m FR4 channel while consuming 15.45 mW.

References

1. 1)
  - 13. Noguchi, H., Yoshida, N., Uchida, H., Ozaki, M., Kanemitsu, S., Wada, S.: ‘A 40-Gb/s CDR circuit with adaptive decision-point control based on eye-opening monitor feedback’, IEEE J. Solid-State Circuits, 2008, 43, (12), pp. 2929–2938 (doi: 10.1109/JSSC.2008.2006227).
2. 2)
  - 5. Cui, H., Lee, J., Jeon, S., et al: ‘A single-loop SS-LMS algorithm with single-ended integrating DFE receiver for multi-drop DRAM interface’, IEEE J. Solid-State Circuits, 2011, 46, (9), pp. 2053–2063 (doi: 10.1109/JSSC.2011.2136590).
3. 3)
  - 15. Gerfers, F., Besten, G., Petkov, P., Conder, J., Koellmann, A.: ‘A 0.2–2 Gb/s 6x OSR receiver using a digitally self-adaptive equalizer’, IEEE J. Solid-State Circuits, 2008, 43, (6), pp. 1436–1448 (doi: 10.1109/JSSC.2008.922716).
4. 4)
  - 1. Hu, A., Yuan, F.: ‘Inter-signal timing skew compensation of parallel links with voltage-mode incremental signaling’, IEEE Trans. Circuits Syst. I., 2009, 56, (4), pp. 773–783 (doi: 10.1109/TCSI.2008.2002655).
5. 5)
  - 12. Analui, B., Rylyakov, A., Rylov, S., Meghelli, M., Hajimiri, A.: ‘A 10-Gb/s two-dimensional eye-opening monitor in 0.13-μm standard CMOS’, IEEE J. Solid-State Circuits, 2005, 40, (12), pp. 2689–2699 (doi: 10.1109/JSSC.2005.856576).
6. 6)
  - 11. Ellermeyer, T., Langman, U., Wedding, B., Pohlmann, W.: ‘A 10 Gb/s eye-opening monitor IC for decision-guided adaptation of the frequency response of an optical receiver’, IEEE J. Solid-State Circuits, 2000, 35, (12), pp. 1958–1963 (doi: 10.1109/4.890310).
7. 7)
  - 6. Bien, F., Kim, H., Hur, Y., et al: ‘A 10 Gb/s reconfigurable CMOS equalizer employing a transition detector-based output monitoring technique for band-limited serial links’, IEEE Trans. Microw. Theory Tech., 2006, 54, (12), pp. 4538–4547 (doi: 10.1109/TMTT.2006.884660).
8. 8)
  - 4. Winters, J., Gitlin, R.: ‘Electrical signal processing techniques in long-haul fiber-optic systems’, IEEE Trans. Commun., 1990, 38, (9), pp. 1439–1453 (doi: 10.1109/26.61385).
9. 9)
  - 1. Pozzoni, M., Erba, S., Viola, P., et al: ‘A multi-standard 1.5 to 10 Gb/s latch-based 3-tap DFE receiver with a SSC tolerant CDR for serial backplane communication’, IEEE J. Solid-State Circuits, 2009, 44, (4), pp. 1306–1315 (doi: 10.1109/JSSC.2009.2014203).
10. 10)
  - 16. Wong, K., Rylyakov, A., Yang, C.: ‘A 5 mW 6 Gb/s quarter-rate sampling receiver with a 2-tap DFE using soft decisions’, IEEE J. Solid-State Circuits, 2007, 42, (4), pp. 881–888 (doi: 10.1109/JSSC.2007.892189).
11. 11)
  - 17. Fayed, A., Ismail, M.: ‘A low-voltage, low-power CMOS analog adaptive equalizer for UTP-5 cables’, IEEE Trans. Circuits Syst. I., 2008, 55, (2), pp. 480–495 (doi: 10.1109/TCSI.2008.916440).
12. 12)
  - 3. Yuan, F., Al-Taee, A., Ye, A., Sadr, S.: ‘Design techniques for decision feedback equalization of multi-Gbps serial data links: a state-of-the-art review’, IET Circuits Devices Syst., 2014, 8, (2), pp. 118–130 (doi: 10.1049/iet-cds.2013.0159).
13. 13)
  - 76. Bien, F., Kim, H., Hur, Y., et al: ‘A 10 Gb/s reconfigurable CMOS equalizer employing a transition detector-based output monitoring technique for band-limited serial links’, IEEE Trans. Microw. Theory Tech., 2006, 54, (12), pp. 4538–4547 (doi: 10.1109/TMTT.2006.884660).
14. 14)
  - J.H. Winters , R.D. Gitlin . Electrical signal processing techniques in long-haul fiber-optic systems. IEEE Trans. Commun. , 9
15. 15)
  - 70. Fayed, A., Ismail, M.: ‘A low-voltage, low-power CMOS analog adaptive equalizer for UTP-5 cables’, IEEE Trans. Circuits Syt. I, 2008, 55, (2), pp. 480–495 (doi: 10.1109/TCSI.2008.916440).
16. 16)
  - 81. Ellermeyer, T., Langman, U., Wedding, B., Pohlmann, W.: ‘A 10 Gb/s eye-opening monitor IC for decision-guided adaptation of the frequency response of an optical receiver’, IEEE J. Solid-State Circuits, 2000, 35, (12), pp. 1958–1963 (doi: 10.1109/4.890310).
17. 17)
  - 11. Wong, K., Rylyakov, A., Yang, C.: ‘A 5 mW 6 Gb/s quarter-rate sampling receiver with a 2-tap DFE using soft decisions’, IEEE J. Solid-State Circuits, 2007, 42, (4), pp. 881–888 (doi: 10.1109/JSSC.2007.892189).
18. 18)
  - 83. Noguchi, H., Yoshida, N., Uchida, H., Ozaki, M., Kanemitsu, S., Wada, S.: ‘A 40-Gb/s CDR circuit with adaptive decision-point control based on eye-opening monitor feedback’, IEEE J. Solid-State Circuits, 2008, 43, (12), pp. 2929–2938 (doi: 10.1109/JSSC.2008.2006227).
19. 19)
  - 1. Hu, A., Yuan, F.: ‘Inter-signal timing skew compensation of parallel links with voltage-mode incremental signaling’, IEEE Trans. Circuits and Systems I, 2009, 56, (4), pp. 773–783 (doi: 10.1109/TCSI.2008.2002655).
20. 20)
  - 9. Spagna, F., Chen, L., Deshpande, M., et al: ‘A 78 mw 11.8 Gb/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32 nm CMOS’. IEEE Int'l Solid-State Circuits Conf. Digest of Technical Papers, February 2010, pp. 366–367.
21. 21)
  - 8. Chen, L., Zhang, X., Spagna, F.: ‘A scalable 3.6–5.2 mW 5-to-10 Gb/s 4-tab DFE in 32 nm’. IEEE Int'l Solid-State Circuits Conf. Digest of Technical Papers, February 2009, pp. 180–181.
22. 22)
  - 82. Analui, B., Rylyakov, A., Rylov, S., Meghelli, M., Hajimiri, A.: ‘A 10-Gb/s two-dimensional eye-opening monitor in 0.13-μm standard CMOS’, IEEE J. Solid-State Circuits, 2005, 40, (12), pp. 2689–2699 (doi: 10.1109/JSSC.2005.856576).
23. 23)
  - 18. Marcu, M., Durbha, S., Gupta, S.: ‘Duty-cycle distortion and specifications for jitter test-signal generation’. Proc. IEEE Int. Symp. Electromagnetic Compatibility, 2008, pp. 1–4.
24. 24)
  - 21. Pozzoni, M., Erba, S., Viola, P., et al: ‘A multi-standard 1.5 to 10 Gb/s latch-based 3-tap DFE receiver with a SSC tolerant CDR for serial backplane communication’, IEEE J. Solid-State Circuits, 2009, 44, (4), pp. 1306–1315 (doi: 10.1109/JSSC.2009.2014203).
25. 25)
  - 7. Hong, D., Cheng, K.: ‘An accurate jitter estimation technique for efficient high speed I/O testing’. Proc. Asian Test Symp., October 2007, pp. 224–229.
26. 26)
  - 5. Cui, H., Lee, J., Jeon, S., et al: ‘A single-loop SS-LMS algorithm with single-ended integrating DFE receiver for multi-drop DRAM interface’, IEEE J. Solid-State Circuits, 2011, 46, (9), pp. 2053–2063 (doi: 10.1109/JSSC.2011.2136590).
27. 27)
  - 19. Carusone, T., Johns, D., Martin, K.: ‘Analog integrated circuit design’ (John Wiley and Sons, New York, 2012, 2nd edn.).
28. 28)
  - 20. Payne, R., Bhakta, B., Ramaswamy, S., et al: ‘A 6.25 Gb/s binary adaptive DFE with first post-cursor tap cancellation for serial backplane communications’. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers, February 2005, pp. 68–69.
29. 29)
  - 3. Yuan, F., Al-Taee, A., Ye, A., Sadr, S.: ‘Design techniques for decision feedback equalization of multi-Gbps serial data links: a state-of-the-art review’, IET Circuits Devices Syst., 2014, 8, (2), pp. 118–130 (doi: 10.1049/iet-cds.2013.0159).
30. 30)
  - 2. Austin, M.: ‘Decision-feedback equalization for digital communication over dispersive channels.’IEEE Int'l Research Laboratory of Electronics Technical Report, 461, August 1967.
31. 31)
  - 14. Bhatta, D., Kim, K., Gebara, E., Laskar, J.: ‘A 10 Gb/s two dimensional scanning eye opening monitor in 0.18 μm CMOS process’. Proc. IEEE Int. Microwave Symp. Digest, June 2009, pp. 1141–1144.
32. 32)
  - 85. Gerfers, F., Besten, G., Petkov, P., Conder, J., Koellmann, A.: ‘A 0.2-2 Gb/s 6x OSR receiver using a digitally self-adaptive equalizer’, IEEE J. Solid-State Circuits, 2008, 43, (6), pp. 1436–1448 (doi: 10.1109/JSSC.2008.922716).

Minimum jitter-based adaptive decision feedback equaliser for giga-bit-per-second serial links

References

Related content