This is an open access article published by the IET under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0/)
To alleviate the complex communication problems arising in the network-on-chip (NoC) architectures as the number of on-chip components increases, several novel interconnect infrastructures have been recently proposed to replace the traditional on-chip interconnection systems that are reaching their limits in terms of performance, power and area constraints. Wireless NoC (WiNoC) is among the most promising scalable interconnection architectures for future generation NoCs. In this study, the authors first provide a general description of the WiNoC architecture. Then, they discuss the research problems under five categories: topology, routing, flow control, antenna and reliability. Open research issues for the realisation of the WiNoC are also discussed.
References
-
-
1)
-
17. Ogras, U.Y., Marculescu, R.: ‘Its a small world after all: noc performance optimization via long-range link insertion’, IEEE Trans. Very Large Scale Intergr. (VLSI) Syst., 2006, 14, (7), pp. 693–706 (doi: 10.1109/TVLSI.2006.878263).
-
2)
-
41. Rahaman, M.S., Chowdhury, M.H.: ‘Energy efficiency of error control coding in intra-chip rf/wireless interconnect systems’, Microelectron. J., 2010, 41, (1), pp. 33–40 (doi: 10.1016/j.mejo.2009.12.002).
-
3)
-
22. Petermann, T., Rios, P.D.L.: ‘Physical realizability of small-world networks’, Phys. Rev. E, 2006, 73, (2), pp. 026114-1–026114-4 (doi: 10.1103/PhysRevE.73.026114).
-
4)
-
33. Burke, P.J., Li, S., Yu, Z.: ‘Quantitative theory of nanowire and nanotube antenna performance’, IEEE Trans. Nanotechnol., 2006, 5, (4), pp. 314–334 (doi: 10.1109/TNANO.2006.877430).
-
5)
-
12. Ganguly, A., Chang, K., Deb, S., et al: ‘Scalable hybrid wireless network-on-chip architectures for multicore systems’, IEEE Trans. Comput., 2011, 10, (60), pp. 1485–1502 (doi: 10.1109/TC.2010.176).
-
6)
-
1. Watts, D.J., Strongatz, S.H.: ‘Collective dynamics of small world networks’, Nature, 1998, 393, pp. 440–442 (doi: 10.1038/30918).
-
7)
-
34. Huang, Y., Yin, W.Y., Liu, Q.H.: ‘Performance prediction of carbon nanotube bundle dipole antennas’, IEEE Trans. Nanotechnol., 2008, 7, (3), pp. 331–337 (doi: 10.1109/TNANO.2007.915017).
-
8)
-
27. Dally, W.J., Seitz, C.L.: ‘The torus routing chip’, J. Distrib. Comput., 1986, 1, (3), pp. 187–196 (doi: 10.1007/BF01660031).
-
9)
-
30. Floyd, B.A., Hung, C.M., Kenneth, K.O.: ‘Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters’, IEEE J. Solid-State Circuits, 2002, 37, (5), pp. 543–552 (doi: 10.1109/4.997846).
-
10)
-
31. Zhang, Y.P., Chen, Z.M., Sun, M.: ‘Propagation mechanisms of radio waves over intra-chip channels with integrate antennas: frequency-domain measurements and time-domain analysis’, IEEE Trans. Antennas Propag., 2007, 55, (10), pp. 2900–2906 (doi: 10.1109/TAP.2007.905867).
-
11)
-
9. Nojeh, A., Ivanov, A.: ‘Wireless interconnect and the potential for carbon nanotubes’, IEEE Des. Test Comput., 2010, 27, (4), pp. 44–53 (doi: 10.1109/MDT.2010.58).
-
12)
-
13. Zhao, D., Wang, Y.: ‘Sd-mac: design and synthesis of a hardware-efficient collision-free qos-aware mac protocol for wireless network-on-chip’, IEEE Trans. Comput., 2008, 57, (9), pp. 1230–1245 (doi: 10.1109/TC.2008.86).
-
13)
-
38. Sridhara, S., Shanbhag, N.: ‘Coding for system-on-chip networks: a unified framework’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2005, 13, (6), pp. 655–667 (doi: 10.1109/TVLSI.2005.848816).
-
14)
-
7. Lin, J., Wu, H.T., Su, Y., et al: ‘Communication using antennas fabricated in silicon integrated circuits’, IEEE J. Solid-State Circuits, 2007, 42, (8), pp. 1678–1687 (doi: 10.1109/JSSC.2007.900236).
-
15)
-
8. Kirkpatrick, S., Gerlatt, C.D., Jr., , Vecchi, M.P.: ‘Optimization by simulated annealing’, Science, 1983, 220, pp. 671–680 (doi: 10.1126/science.220.4598.671).
-
16)
-
5. Pavlidis, V., Friedman, E.: ‘3d topologies for networks-on-chip’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2007, 15, (10), pp. 1081–1090 (doi: 10.1109/TVLSI.2007.893649).
-
17)
-
35. Bahar, R.I., Lau, C., Hammerstrom, D., et al: ‘Architectures for silicon nanoelectronics and beyond’, IEEE Comput., 2007, 40, (1), pp. 25–33 (doi: 10.1109/MC.2007.7).
-
18)
-
20. Teuscher, C.: ‘Nature-inspired interconnects for self-assembled large-scale network-on-chip designs’, Chaos, 2007, 17, (2), pp. 026106-1–026106-12 (doi: 10.1063/1.2740566).
-
19)
-
1. Pande, P.P., Grecu, C., Jones, M., Ivanov, A., Saleh, R.: ‘Performance evaluation and design trade-offs for network-on-chip interconnect architectures’, IEEE Trans. Comput., 2005, 54, (8), pp. 1025–1040 (doi: 10.1109/TC.2005.134).
-
20)
-
6. Shacham, A., Bergman, K., Carloni, L.P.: ‘Photonic network-on-chip for future generations of chip multi-processors’, IEEE Trans. Comput., 2008, 57, (9), pp. 1246–1260 (doi: 10.1109/TC.2008.78).
-
21)
-
32. Kempa, K., Rybczynski, J., Huang, Z., et al: ‘Carbon nanotubes as optical antennae’, Adv. Mater., 2007, 19, (3), pp. 421–426 (doi: 10.1002/adma.200601187).
-
22)
-
A. Shacham ,
K. Bergman ,
L.P. Carloni
.
Photonic networks-on-chip for future generations of chip multiprocessors.
IEEE Trans. Comput.
,
9 ,
1246 -
1260
-
23)
-
D.J. Watts ,
S.H. Strogatz
.
Collective dynamics of “small world” networks.
Nature
,
440 -
442
-
24)
-
16. Kim, J., Balfour, J., Dally, W.J.: ‘Flattened butterfly topology for on-chip networks’. Proc. Int. Symp. Microarchitecture, December 2007, pp. 172–182.
-
25)
-
30. Partha Pratim, P., Grecu, C., Jones, M., Ivanov, A., Saleh, R.: ‘Performance evaluation and design trade-offs for network-on-chip interconnect architectures’, IEEE Trans. Comput., 2005, 54, (8), pp. 1025–1040 (doi: 10.1109/TC.2005.134).
-
26)
-
35. Bahar, R.I., Lau, C., Hammerstrom, D., et al: ‘Architectures for silicon nanoelectronics and beyond’, IEEE Comput., 2007, 40, (1), pp. 25–33 (doi: 10.1109/MC.2007.7).
-
27)
-
22. Petermann, T., Rios, P.D.L.: ‘Physical realizability of small-world networks’, Phys. Rev. E, 2006, 73, (2), pp. 026114-1–026114-4 (doi: 10.1103/PhysRevE.73.026114).
-
28)
-
19. Buchanan, M.: ‘Nexus: small worlds and the groundbreaking theory of networks’. , WW Norton and Company, 2003.
-
29)
-
J. Jr. Lin ,
H.-T. Wu ,
Y. Su
.
Communication using antennas fabricated in silicon integrated circuits.
IEEE J. Solid-State Circuits
,
8 ,
1678 -
1687
-
30)
-
26. Wu, R., Wang, Y., Zhao, D.: ‘Low-cost deadlock-free design of minimal-table rerouted xy-routing for irregular wireless nocs’. Proc. ACM/IEEE Int. Symp. Networks-on-Chip (NOCS), May 2010, pp. 199–206.
-
31)
-
18. Watts, D.J.: ‘The dynamics of networks between order and randomness’ (Princeton University Press, Princeton, NJ, USA, 1999).
-
32)
-
15. Benedetto, M.-G.D., Giancola, G.: ‘Understanding ultra wide band radio fundamentals’ (Prentice-Hall, 2004).
-
33)
-
42. Ganguly, A., Pande, P., Belzer, B., Nojeh, A.: ‘A unified error control coding scheme to enhance the reliability of a hybrid wireless network-on-chip’. Proc. IEEE Defect and Fault Tolerance Symp. (DFT), October 2011, pp. 277–285.
-
34)
-
12. Ganguly, A., Chang, K., Deb, S., et al: ‘Scalable hybrid wireless network-on-chip architectures for multicore systems’, IEEE Trans. Comput., 2011, 10, (60), pp. 1485–1502 (doi: 10.1109/TC.2010.176).
-
35)
-
20. Teuscher, C.: ‘Nature-inspired interconnects for self-assembled large-scale network-on-chip designs’, Chaos, 2007, 17, (2), pp. 026106-1–026106-12 (doi: 10.1063/1.2740566).
-
36)
-
37. Bertozzi, D., Benini, L., DeMicheli, G.: ‘Low power error resilient encoding for on-chip databuses’. Proc. Conf. Design, Automation and Test in Europe, 2002, pp. 102–109.
-
37)
-
33. Burke, P.J., Li, S., Yu, Z.: ‘Quantitative theory of nanowire and nanotube antenna performance’, IEEE Trans. Nanotechnol., 2006, 5, (4), pp. 314–334 (doi: 10.1109/TNANO.2006.877430).
-
38)
-
3. Bell, S., Edwards, B., Amann, J., et al: ‘Tile64 processor: a 64-core soc with mesh interconnect’. Proc. IEEE Int. Solid-State Circuits Conf., February 2008, pp. 88–598.
-
39)
-
36. Ganguly, A., Wettin, P., Chang, K., Pande, P.: ‘Complex network inspired fault-tolerant noc architectures with wireless links’. Proc. ACM/IEEE Int. Symp. Networks-on-Chip (NOCS), May 2011, pp. 169–176.
-
40)
-
45. Matsutani, H., et al: ‘A case for wireless 3d nocs for cmps’. Proc. 18th Asia and South Pacific the Design Automation Conf. (ASP-DAC), January 2013, pp. 23–28.
-
41)
-
32. Kempa, K., Rybczynski, J., Huang, Z., et al: ‘Carbon nanotubes as optical antennae’, Adv. Mater., 2007, 19, (3), pp. 421–426 (doi: 10.1002/adma.200601187).
-
42)
-
39. Rahaman, M.S., Chowdhury, M.H.: ‘Improved bit error rate performance in intra-chip rf/wireless interconnect systems’. Proc. ACM/IEEE Great Lake Symp. VLSI, May 2008.
-
43)
-
29. Bahn, J.H., Bagherzadeh, N.: ‘Efficient parallel buffer structure and its management scheme for a robust network-on-chip(noc) architecture’. Proc. 13th Int. CSI Computer Conf., 2008.
-
44)
-
4. Bahn, J.H., Lee, S.E., Bagherzadeh, N.: ‘On design and analysis of a feasible network-on-chip (noc) architecture’. Proc. Fourth Int. Conf. Information Technology, April 2007, pp. 1033–1038.
-
45)
-
2. Vangal, S., Howard, J., Ruhl, G., et al: ‘An 80-tile 1.28tflops network-on-chip in 65 nm cmos’. Proc. IEEE Int. Solid-State Circuits Conf., February 2007, pp. 98–589.
-
46)
-
40. Rahaman, M.S., Chowdhury, M.H.: ‘Bit-error-rate performance of inter-chip rf/wireless interconnect systems’. Proc. Int. Conf. Microelectronics, December 2008.
-
47)
-
13. Zhao, D., Wang, Y.: ‘Sd-mac: design and synthesis of a hardware-efficient collision-free qos-aware mac protocol for wireless network-on-chip’, IEEE Trans. Comput., 2008, 57, (9), pp. 1230–1245 (doi: 10.1109/TC.2008.86).
-
48)
-
9. Nojeh, A., Ivanov, A.: ‘Wireless interconnect and the potential for carbon nanotubes’, IEEE Des. Test Comput., 2010, 27, (4), pp. 44–53 (doi: 10.1109/MDT.2010.58).
-
49)
-
14. Zhao, D., Wang, Y., Li, J., Kikkawa, T.: ‘Design of multi-channel wireless noc to improve on-chip communication capacity’. Proc. Fifth IEEE/ACM Int. Symp. Networks on Chip (NoCS), May 2011, pp. 177–184.
-
50)
-
31. Zhang, Y.P., Chen, Z.M., Sun, M.: ‘Propagation mechanisms of radio waves over intra-chip channels with integrate antennas: frequency-domain measurements and time-domain analysis’, IEEE Trans. Antennas Propag., 2007, 55, (10), pp. 2900–2906 (doi: 10.1109/TAP.2007.905867).
-
51)
-
30. Floyd, B.A., Hung, C.M., Kenneth, K.O.: ‘Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters’, IEEE J. Solid-State Circuits, 2002, 37, (5), pp. 543–552 (doi: 10.1109/4.997846).
-
52)
-
V.F. Pavlidis ,
E.G. Friedman
.
3-D topologies for networks-on-chip.
IEEE Trans. Very Large Scale Integr. Syst.
,
10 ,
1081 -
1090
-
53)
-
24. Deb, S., Chang, K., Ganguly, A., Pande, P.: ‘Comparative performance evaluation of wireless and optical noc architectures’. Proc. 2010 IEEE Int. SOC Conf. (SOCC), September 2010, pp. 487–492.
-
54)
-
34. Huang, Y., Yin, W.Y., Liu, Q.H.: ‘Performance prediction of carbon nanotube bundle dipole antennas’, IEEE Trans. Nanotechnol., 2008, 7, (3), pp. 331–337 (doi: 10.1109/TNANO.2007.915017).
-
55)
-
43. Carloni, L.P., Pande, P., Xie, Y.: ‘Networks-on-chip in emerging interconnect paradigms: advantages and challenges’. Proc. Int. Symp. Networks-on-Chip (NOCS), May 2009, pp. 93–102.
-
56)
-
S.R. Sridhara ,
N.R. Shanbhag
.
Coding for system-on-chip networks: a unified framework.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
655 -
667
-
57)
-
8. Fukuda, M., Saha, P.K., Sasaki, N., Kikkawa, T.: ‘A 0.18 µm cmos impulse radio based uwb transmitter for global wireless interconnections of 3d stacked-chip system’. Proc. Int. Conf. Solid State Devices and Materials, September 2006, pp. 72–73.
-
58)
-
41. Rahaman, M.S., Chowdhury, M.H.: ‘Energy efficiency of error control coding in intra-chip rf/wireless interconnect systems’, Microelectron. J., 2010, 41, (1), pp. 33–40 (doi: 10.1016/j.mejo.2009.12.002).
-
59)
-
11. Wang, C., Hu, W.H., Bagherzadeh, N.: ‘A wireless network-on-chip design for multicore platforms’. Proc. 19th Euromicro Int. Conf. Parallel, Distributed and Network-Based Processing (PDP), February 2011, pp. 409–416.
-
60)
-
W.J. Dally ,
C.L. Seitz
.
The torus routing chip.
Distrib. Comput.
,
4 ,
187 -
196
-
61)
-
44. Ganguly, A.: ‘Towards a scalable and reliable wireless network-on-chip’, PhD dissertation, Washington State University, 2010.
-
62)
-
U.Y. Ogras ,
R. Marculescu
.
‘It's a small world after all’: Noc performance optimization via long-range link insertion.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
7 ,
693 -
706
-
63)
-
S. Kirkpatrick ,
J.C.D. Gelatt ,
M. Vecchi
.
Optimization by simulated annealing.
Science
,
4598 ,
671 -
680
-
64)
-
23. Deb, S., Ganguly, A., Chang, K., et al: ‘Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects’. Proc. 21st IEEE Int. Conf. Application-specific Systems Architectures and Processors (ASAP), July 2010, pp. 73–80.
-
65)
-
10. Lee, S.B., Tam, S.W., Pefkianakis, I., et al: ‘A scalable micro wireless interconnect structure for cmps’. Proc. 15th annual Int. Conf. Mobile Computing and Networking, September 2009, pp. 217–228.
-
66)
-
28. Dally, W.J.: ‘Virtual-channel flow control’. Proc. Int. Symp. Computer Architecture, 1990.
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2013.0209
Related content
content/journals/10.1049/joe.2013.0209
pub_keyword,iet_inspecKeyword,pub_concept
6
6