http://iet.metastore.ingenta.com
1887

access icon openaccess Impact of body biasing on the retention time of gain-cell memories

  • HTML
    31.05078125Kb
  • PDF
    649.994140625Kb
  • XML
    25.884765625Kb
Loading full text...

Full text loading...

/deliver/fulltext/joe/2013/8/JOE.2013.0057.html;jsessionid=3jbxx78ei78f7.x-iet-live-01?itemId=%2fcontent%2fjournals%2f10.1049%2fjoe.2013.0057&mimeType=html&fmt=ahah

References

    1. 1)
      • K.C. Chun , P. Jain , T.H. Kim .
        1. Chun, K.C., Jain, P., Kim, T.H., et al: ‘A 667 MHz logic-compatible embedded DRAM featuring an asymmetric 2 T gain cell for high speed on-die caches’. IEEE JSSC, 2012.
        . IEEE JSSC
    2. 2)
      • A. Teman , P. Meinerzhagen , A. Burg .
        2. Teman, A., Meinerzhagen, P., Burg, A., et al: ‘Review and classification of gain cell eDRAM implementations’. Proc. IEEE IEEEI, 2012.
        . Proc. IEEE IEEEI
    3. 3)
      • P. Meinerzhagen , A. Teman , A. Mordakhay .
        3. Meinerzhagen, P., Teman, A., Mordakhay, A., et al: ‘A sub-VT 2 T gain-cell memory for biomedical applications’. Proc. IEEE SubVt, 2012.
        . Proc. IEEE SubVt
    4. 4)
      • P. Meinerzhagen , A. Teman , R. Giterman .
        4. Meinerzhagen, P., Teman, A., Giterman, R., et al: ‘Exploration of sub-VT and near-VT 2 T gain-cell memories for ultra-low power applications under technology scaling’. JLPEA, 2013.
        . JLPEA
    5. 5)
      • Y. Lee , M.T. Chen , J. Park .
        5. Lee, Y., Chen, M.T., Park, J., et al: ‘A 5.4nW/kB retention power logic-compatible embedded DRAM with 2 T dual-Vt gain cell for low power sensing applications’. Proc. IEEE A-SSCC, 2010.
        . Proc. IEEE A-SSCC
    6. 6)
      • R. Iqbal , P. Meinerzhagen , A. Burg .
        6. Iqbal, R., Meinerzhagen, P., Burg, A., et al: ‘Two-port low-power gain-cell storage array: voltage scaling and retention time’. Proc. IEEE ISCAS, 2012.
        . Proc. IEEE ISCAS
    7. 7)
      • A. Teman , O. Yadid-Pecht , A. Fish .
        7. Teman, A., Yadid-Pecht, O., Fish, A., et al: ‘Leakage reduction in advanced image sensors using an improved AB2C scheme’, IEEE Sens. J., 2012.
        . IEEE Sens. J.
    8. 8)
      • K.C. Chun , W. Zhang , P. Jain .
        8. Chun, K.C., Zhang, W., Jain, P., et al: ‘A 2T1C embedded DRAM macro with no boosted supplies featuring a 7 T SRAM based repair and a cell storage monitor’. IEEE JSSC, 2012.
        . IEEE JSSC
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2013.0057
Loading

Related content

content/journals/10.1049/joe.2013.0057
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address