System level performance analysis – the SymTA/S approach
System level performance analysis – the SymTA/S approach
- Author(s): R. Henia ; A. Hamann ; M. Jersak ; R. Racu ; K. Richter ; R. Ernst
- DOI: 10.1049/ip-cdt:20045088
For access to this article, please select a purchase option:
Buy article PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Thank you
Your recommendation has been sent to your librarian.
- Author(s): R. Henia 1 ; A. Hamann 1 ; M. Jersak 1 ; R. Racu 1 ; K. Richter 1 ; R. Ernst 1
-
-
View affiliations
-
Affiliations:
1: Institute of Computer and Communication Network Engineering, Technical University of Braunschweig, Braunschweig, Germany
-
Affiliations:
1: Institute of Computer and Communication Network Engineering, Technical University of Braunschweig, Braunschweig, Germany
- Source:
Volume 152, Issue 2,
March 2005,
p.
148 – 166
DOI: 10.1049/ip-cdt:20045088 , Print ISSN 1350-2387, Online ISSN 1359-7027
SymTA/S is a system-level performance and timing analysis approach based on formal scheduling analysis techniques and symbolic simulation. The tool supports heterogeneous architectures, complex task dependencies and context aware analysis. It determines system-level performance data such as end-to-end latencies, bus and processor utilisation, and worst-case scheduling scenarios. SymTA/S furthermore combines optimisation algorithms with system sensitivity analysis for rapid design space exploration. The paper gives an overview of current research interests in the SymTA/S project.
Inspec keywords: circuit optimisation; system-on-chip; performance evaluation; timing; logic CAD; distributed processing; circuit simulation; scheduling
Other keywords:
Subjects: Digital circuit design, modelling and testing; Parallel architecture; Optimisation techniques; Computer-aided logic design; Optimisation techniques; Microprocessor chips; Performance evaluation and testing; Electronic engineering computing; Computer-aided circuit analysis and design
References
-
-
1)
- Houri, M.Y.: `Task graph analysis with complex dependencies', 2004, Master's thesis, Institute of Computer and Communication Networks Engineering, Technical University of Braunschweig.
-
2)
- Davis, L.: `Applying adaptive algorithms to epistatic domains', Proc. 9th IJCAI, 1985, Los Angeles, CA, p. 162–164.
-
3)
- Lehoczky, J., Sha, L., Ding, Y.: `The rate monotonic scheduling algorithm: Exact characterization and average case behavior', Proc. Real-Time Systems Symp., 1989, p. 201–209.
-
4)
- Richter, K., Ziegenbein, D., Jersak, M., Ernst, R.: `Model composition for scheduling analysis in platform design', Proc. 39th Design Automation Conf., June 2002, New Orleans, USA.
-
5)
- D. Ziegenbein , K. Richter , R. Ernst , L. Thiele , J. Teich . SPI – A system model for heterogeneously specified embedded systems. IEEE Trans. Very Large Scale Integr. (VLSI) Syt. , 4 , 379 - 389
-
6)
- Zitzler, E., Laumanns, M., Thiele, L.: `SPEA2: Improving the strength Pareto evolutionary algorithm'', CH-8092, Technical, 2001.
-
7)
- Punnekkat, S., Davis, R., Burns, A.: `Sensitivity analysis of real-time task sets', Proc. 3rd Asian Computing Science Conf., ASIAN'97, 1997, p. 72–82.
-
8)
- Jersak, M.: `Compositional performance analysis for complex embedded applications', 2004, PhD thesis, Technical University of Braunschweig.
-
9)
- Palencia, J.C., Harbour, M.G.: `Schedulability analysis for tasks with static and dynamic offsets', Proc. 19th IEEE Real-Time Systems Symp. (RTSS98), 1998, Madrid, Spain.
-
10)
- Bleuler, S., Laumanns, M., Thiele, L., and Zitzler, E.: PISA – a platform and programming language independent interface for search algorithms. http://www.tik.ee.ethz.ch/pisa/.
-
11)
- D.H. Wolpert , W.G. Macready . No free lunch theorems for optimisation. IEEE Trans. Evol. Comput. , 1 , 67 - 82
-
12)
- Richter, K., Ernst, R.: `Event model interfaces for heterogeneous system analysis', Proc. Design, Automation and Test in Europe Conf. (DATE'02), Mar. 2002, Paris, France.
-
13)
- C.L. Liu , J.W. Layland . Scheduling algorithm for multi-programming in a hard-real-time environment. J. ACM , 45 - 61
-
14)
- Jersak, M., Ernst, R.: `Enabling scheduling analysis of heterogeneous systems with multi-rate data dependencies and rate intervals', Proc. 40th Design Automation Conf., June 2003, Annaheim, USA.
-
15)
- Thiele, L., Chakraborty, S., Naedele, M.: `Real-time calculus for scheduling hard real-time systems', Proc. Int. Symp. on Circuits and Systems (ISCAS), 2000, Geneva, Switzerland.
-
16)
- K. Richter , M. Jersak , R. Ernst . A formal approach to MpSoC performance verification. Computer , 4
-
17)
- N.C. Audsley , A. Burns , M.F. Richardson , K. Tindell , A.J. Wellings . Applying new scheduling theory to static priority preemptive scheduling. Softw. Eng. J. , 5 , 284 - 292
-
18)
- Gutierrez, J.J., Palencia, J.C., Harbour, M.G.: `On the schedulability analysis for distributed hard real-time systems', Proc. 9th Euromicro Workshop on Real-Time Systems, June 1997, Toledo, Spain, p. 136–143.
-
19)
- Gresser, K.: `An event model for deadline verification of hard real-time systems', Proc. 5th Euromicro Workshop on Real-Time Systems, 1993, Oulu, Finland, p. 118–123.
-
20)
- K. Tindell , J. Clark . Holistic schedulability analysis for distributed real-time systems. Microprocess. Microprogr. , 117 - 134
-
21)
- A. Mok , D. Chen . A multiframe model for real-time tasks. IEEE Trans. Softw. Eng. , 10 , 635 - 645
-
22)
- Jersak, M., Henia, R., Ernst, R.: `Context-aware performance analysis for efficient embedded system design', Proc. Design Automation and Test in Europe, Mar. 2004, Paris, France.
-
23)
- K.W. Tindell . An extendible approach for analysing fixed priority hard real-time systems. J. Real-Time Syst. , 2 , 133 - 152
-
24)
- Technical University of Braunschweig: SymTA/S – symbolic timing analysis for systems. http://www.symta.org.
-
25)
- L. Thiele , S. Chakraborty , M. Gries , S. Künzli . (2002) Design space exploration of network processor architectures, Network Processor Design Issues and Practices.
-
26)
- Tindell, K., Kopetz, H., Wolf, F., Ernst, R.: `Safe automotive software development', Proc. Design, Automation and Test in Europe (DATE'03), Mar. 2003, Munich, Germany.
-
27)
- Richter, K.: `Compositional performance analysis', 2004, PhD thesis, Technical University of Braunschweig.
-
28)
- Tindell, K.W.: `Adding time-offsets to schedulability analysis', YCS 221, Technical, 1994.
-
29)
- R. Cruz . A calculus for network delay, part I. IEEE Trans. Inf. Theory , 1 , 114 - 131
-
30)
- Richter, K., Racu, R., Ernst, R.: `Scheduling analysis integration for heterogeneous multiprocessor SoC', Proc. 24th Int. Real-Time Systems Symp. (RTSS'03), Dec 2003, Cancun, Mexico.
-
31)
- Hamann, A., Henia, R., Jersak, M., Racu, R., Richter, K., and Ernst, R.: SymTA/S – symbolic timing analysis for systems. http://www.symta.org/.
-
32)
- Laumanns, M., Thiele, L., Zitzler, E., Welzl, E., and Deb, K.: Running time analysis of multi-objective evolutionary algorithms on a simple discrete optimisation problem. Parallel Problem Solving from Nature, PPSN VII, 2002.
-
33)
- Jensen, C.L.E, Tokuda, H.: `A time-driven scheduling model for real-time operating systems', Proc. 6th IEEE Real-Time Systems Symp. (RTSS 1985) IEEE CS Press, p. 112–122.
-
34)
- S. Vestal . Fixed-priority sensitivity analysis for linear compute time models. IEEE Trans. Softw. Eng. , 4 , 308 - 317
-
35)
- Ziegenbein, D.: `A compositional approach to embedded system design', 2003, PhD thesis, Technical University of Braunschweig.
-
36)
- E.A. Lee , D.G. Messerschmitt . Synchronous data flow. Proc. IEEE , 9 , 1235 - 1245
-
1)