Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Test and diagnosis of faulty logic blocks in FPGAs

Test and diagnosis of faulty logic blocks in FPGAs

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Computers and Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

IEE
Published

Field programmable gate arrays (FPGAs) have been used in many areas of digital design. Because FPGAs are programmable, faults in them can be easily tolerated once fault sites are located. However, diagnosis of faults in FPGA has not yet been explored by researchers. A new methodology for the testing and diagnosis of faults in FPGAs is presented, based on built-in self-test. The proposed method imposes no hardware overhead, and requires minimal support from external test equipment. Test time depends only on the number of faults, and is independent of the chip size. With the help of this technique, chips with faults can still be used. As a result, the chip yield can be improved and chip cost is reduced. This method can also be used in fault-tolerant systems, in which a good functional circuit can still be mapped to a FPGA with faulty elements, as long as the fault sites are known.

Inspec keywords: field programmable gate arrays; built-in self test; fault tolerant computing; fault diagnosis; logic testing

Other keywords: fault-tolerant systems; FPGAs; faulty logic blocks; built-in self-test; diagnosis of faults

Subjects: Logic design methods; Performance evaluation and testing; Logic and switching circuits; Digital circuit design, modelling and testing; Electronic engineering computing; Logic circuits

References

    1. 1)
      • HUANG, W.K., LOMBARDI, F.: `An approach for testing programmable/configurable field programmable gate arrays', Proceedings of IEEE 14 VLSI test symposium, 1995, p. 125–131.
    2. 2)
      • INOUEM, T., FUJIWARA, H., MICHINISHI, H., YOKOHIRA, T., OKAMOTO, T.: `Universal test complexity of field-programmable gate arrays', Proceedings of 4th Asian test symposium, 1995, p. 259–265.
    3. 3)
      • F.P. PREPARATA , G. METZE , R.T. CHIEN . On the connection assignment problem of diagnosable systems. IEEE Trans. , 848 - 854
    4. 4)
      • S.L. HAKIMI , A.T. AMIN . Characterisation of the connection assignment of diagnosable systems. IEEE Trans. , 86 - 88
    5. 5)
      • POMERANZ, I., REDDYM, S.M.: `Testability considerations in technology mapping', Proceedings of 3rd Asian test symposium, 1994, p. 151–156.
    6. 6)
      • LIU, T., HUANG, W.K., LOMBARDI, F.: `Testing of uncustomized segmented channel FPGAs', Proceedings of ACM international symposium on FPGAs, 1995, p. 125–131.
    7. 7)
      • A.T. DAHBURA , G.M. MASSON . An O(n2.5) fault identification algorithm for diagnosable systems. IEEE Trans. , 486 - 492
    8. 8)
      • S. Brown , R. Francis , J. Rose , Z. Vranesic . (1992) Field-programmable gate arrays.
    9. 9)
      • MICHINISHI, H., YOKOHIRA, T., OKAMOTO, T., INOUE, T., FUJIWARA, H.: `A test methodology for interconnect structures of LUT-based FPGAs', Proceedings of 5th Asian test symposium, 1996, p. 68–74.
    10. 10)
      • STROUD, C., KONALA, S., CHEN, P., ABRAMOVICI, M.: `Built-in self-test of logic blocks in FPGAs', Proceedings of IEEE 14th VLSI test symposium, 1996, p. 387–392.
    11. 11)
      • M. Abramovici , M.A. Breuer , A.D. Friendman . (1990) Digital systems testing and testable design.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_19990532
Loading

Related content

content/journals/10.1049/ip-cdt_19990532
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address