Minimisation of fixed-polarity AND/XOR canonical networks

Access Full Text

Minimisation of fixed-polarity AND/XOR canonical networks

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Computers and Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A method for extracting the cubes of the generalised Reed-Muller (GRM) form of a Boolean function with a given polarity is presented. The method does not require exponential space and time complexity and it achieves the lower-bound time complexity. The proof of the method's correctness constitutes the first half of the paper. Also, a separate heuristic algorithm to find the optimal polarity that requires the least number of cubes in the GRM representation is proposed. The algorithm is fast and derives the polarity for variables and extracts all cubes simultaneously. It is based on the concept of a Boolean centre for vertices, which emulates the centre of gravity concept in geometry. The experimental results for the heuristic algorithm agree strongly with the authors observations and analysis.

Inspec keywords: computational complexity; minimisation; Reed-Muller codes; logic circuits; Boolean functions

Other keywords: lower-bound time complexity; generalised Reed-Muller form; fixed-polarity AND/XOR canonical networks minimisation; Boolean function; heuristic algorithm

Subjects: Optimisation techniques; Logic and switching circuits; Computational complexity; Logic circuits; Codes; Formal logic; Optimisation techniques

http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_19941505
Loading

Related content

content/journals/10.1049/ip-cdt_19941505
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading