Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Cascaded noise figure calculations for radio receiver circuits with noise-aliasing properties

Cascaded noise figure calculations for radio receiver circuits with noise-aliasing properties

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new modified form of the Friis equation for the noise figure of a cascade of stages that can be used when one or more of the stages in the cascade have noise-aliasing properties is derived. The application of the modified noise figure equation in the noise analysis of a subsampling receiver front-end is given and the equation is verified in a circuit-level simulation. The modified Friis equation gives insight into the noise behaviour of subsampling radio receiver architectures and shows that the very high noise figures often associated with subsampling mixers can be misleading in a system context.

References

    1. 1)
    2. 2)
      • A.V.D. Ziel . (1970) Noise: sources, characterization, measurement.
    3. 3)
    4. 4)
    5. 5)
      • Pekau, H., Nakaska, J., Kulyk, J., McGibney, G., Haslett, J.: `SOC design of an IF subsampling terminal for a gigabit wireless LAN with asymmetric equalization', Proc. IEEE Int. Workshop on System-on-Chip for Real-Time Applications, July 2004, 1, p. 307–313.
    6. 6)
    7. 7)
      • T. Larsen . Shot noise representation for volterra series analysis. Int. J. Circuit Theory Appl. , 1 , 87 - 97
    8. 8)
      • Chen, M.-W., Brodersen, R.: `A subsampling USB radio architecture by analytic signaling', Proc. IEEE Int. Conf. on Acoustics, Speech, and Signal Processing (ICASSP'04), May 2004, 4, p. 533–536.
    9. 9)
      • A.V. Oppenheim , R.W. Schafer . (1989) Discrete-time signal processing.
    10. 10)
      • Vasudevan, V.: `Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits', Proc. 42nd IEEE Design Automation Conf., June 2005, 1, p. 397–402.
    11. 11)
      • T. Larsen . Analysis of noise in cascaded nonlinear stages. Int. J. Circuit Theory Appl. , 4 , 401 - 413
    12. 12)
      • T.H. Lee . (1998) The design of CMOS radio-frequency integrated circuits.
    13. 13)
      • J. Engberg , T. Larsen . (1995) Noise theory of linear and nonlinear circuits.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20060023
Loading

Related content

content/journals/10.1049/ip-cds_20060023
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address