Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Efficient and flexible architecture for AES

Efficient and flexible architecture for AES

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

A new flexible AES architecture is proposed that can perform both encryption and decryption with 128-, 192-, and 256-bit key options by a novel on-the-fly key generation module. The corresponding subkeys for encryption and decryption are generated concurrently as the appropriate configuration parameters (signals) are set. The proposed design operates in CBCk (cipher block chain) mode and processes three blocks of data simultaneously. The architecture is simulated in Verilog HDL and implemented in FPGA and ASIC designs. The performance comparison indicates that the design has high throughput and small circuit area.

Inspec keywords: cryptography; hardware description languages; field programmable gate arrays; application specific integrated circuits

Other keywords: encryption; 192 bit; on-the-fly key generation module; decryption; 128 bit; FPGA design; flexible architecture; ASIC design; AES architecture; Verilog HDL; cipher block chain; 256 bit

Subjects: Cryptography; Logic design methods; Digital circuit design, modelling and testing; Data security

References

    1. 1)
      • W. Stallings . (2003) Cryptography and network security.
    2. 2)
      • Saggese, G.P., Mazzeo, A.: `An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm', Proc. FPL, 2003, 2778, p. 292–302, Lect. Notes Comput. Sci..
    3. 3)
      • Satoh, A., Morioka, S, Takano, K., Munetoh, S.: `A compact Rijndael hardware architecture with S-Box optimization', Proc. Advances in Cryptology (Asiacrypt), 2001, p. 239–254.
    4. 4)
      • Gurkaynak, F.K., Burg, A.: `A 2 Gbit/s balanced AES crypto-chip implementation', Proc. Great Lakes Symp. on VLSI 2004, April 2004, p. 39–44.
    5. 5)
      • Wolkerstorfer, J., Oswald, E., Lamberger, M.: `An ASIC implementation of the AES Sboxes', Proc. CT-RSA, 2002, 2271, p. 67–78, Lect. Notes Comput. Sci..
    6. 6)
      • Li, H., Friggstad, Z.: `An efficient architecture for the AES mix columns operation', Proc. 2005 IEEE Int. Symp. on Circuits and Systems, 23–26 May 2005, Kobe, Japan, p. 4637–4640.
    7. 7)
      • Kuo, H., Verbauwhede, I.: `Architecture optimization for a 1.82 Gbit/s VLSI implementation of the AES Rijndael algorithm', Proc. 3rd Int. Workshop on Cryptographic Hardware and Embedded Systems (CHES 2001), May 2001, 2162, p. 51–64, (Lect. Notes Comput. Sci.).
    8. 8)
      • Weaver, N., and Wawrzynek, J.: ‘High performance, compact AES implementations in Xilinx FPGA’, http://www.cs.berkeley.edu/~nweaver/sfra/rijndael.pdf.
    9. 9)
    10. 10)
      • J. Daemen , V. Rijmen . (2002) The design of Rijndael.
    11. 11)
      • Kim, N.S., Mudge, T., Brown, R.: `A 2.3 Gbit/s fully integrated and synthesizable AES Rijndael core', Proc. IEEE Custom Integrated Circuits Conference (CICC), Sep. 2003, San Jose, CA, p. 193–196.
    12. 12)
      • `The Advanced Encryption Standard (AES)', Standard 197, 2001, http://csrc.nist.gov/publications/fips/fips197/fips197.pdf.
    13. 13)
      • Standaert, F., Rouvroy, G.: `Efficient implementation of Rijndael encryption in reconfigurable hardware: improvements and design tradeoff', Proc. CHES2003, 2003, 2779, p. 334–350, Lect. Notes Comput. Sci..
    14. 14)
      • McLoone, M., McCanny, J.V.: `High performance single-chip FPGA Rijndael algorithm implementation', Proc. CHES 2001, 3rd Int. Workshop on Cryptographic Hardware and embedded systems, 2001, 2162, p. 65–76, (Lect. Notes Comput. Sci.).
    15. 15)
      • A. Elbirt , W. Yip , B. Chetwynd , C. Paar . An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists. IEEE Trans. VLSI Syst. , 9 , 545 - 557
    16. 16)
      • M. Mcloone , J.V. McCanny . Generic architecture and semiconductor intellectual property cores for advanced encryption standard cryptography. IEE Proc., Comput. Digit. Tech. , 4 , 239 - 244
    17. 17)
      • Cholowiec, P., Khuon, P., Gaj, K.: `Fast implementations of secret key block ciphers using mixed inner- and outer-round pipelining', Proc. of the Int. Symp. on Field Programmable Gate Arrays, Feb. 2001.
    18. 18)
      • Canright, D.: `A very compact S-Box for AES', Proc. CHES2005, 2005, p. 441–456.
    19. 19)
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20050296
Loading

Related content

content/journals/10.1049/ip-cds_20050296
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address