http://iet.metastore.ingenta.com
1887

CORDIC-based unified VLSI architecture for implementing window functions for real time spectral analysis

MyBook is a cheap paperback edition of the original book and will be sold at uniform, low price.
Buy article PDF
$23.94
Buy Knowledge Pack
10 articles for $144.00

Abstract

Frequency analysis using DFT (discrete Fourier transform) or its faster computational technique (FFT) is an obvious choice for the entire image and signal processing domain where spectral leakage or picket fence effect is a major problem. Earlier works describe the software and ROM-based implementation of windowing functions to overcome the above-mentioned problems during spectral analysis. In this work we have proposed a CORDIC (co-ordinate rotation digital computer)-based unified windowing architecture to remove the spectral leakage, picket fence effect and resolution problems with different tradeoff between mainlobe and sidelobe in the frequency domain. A parallel-pipelined architecture has been adopted for the present design to ensure high throughput for real-time applications with the latency equal to twice of CORDIC length plus three extra cycles. This unified architecture includes a combination of linear CORDIC and circular CORDIC with FIFO and a few multiplexers where the selection of window and its length are user defined. We have synthesised this architecture with 0.18 μm CMOS technology using Synopsys Design Analyser. The total estimated dynamic power was found to be 350 mW with an operating frequency of 125 MHz and total cell area 11 mm2 (approximately).

References

    1. 1)
      • 1 onward link is available for this reference.
      • CrossRef
    2. 2)
      • 1 onward link is available for this reference.
      • CrossRef
    3. 3)
      • 1 onward link is available for this reference.
      • CrossRef
    4. 4)
      • 1 onward link is available for this reference.
      • CrossRef
    5. 5)
      • H. Ombao , M.-H. Ringo Ho . Time-dependent frequency domain principal components analysis of multichannel non-stationary signals. Comput. Stat. Data Anal. , 2339 - 2360
    6. 6)
      • 1 onward link is available for this reference.
      • CrossRef
    7. 7)
      • 1 onward link is available for this reference.
      • CrossRef
    8. 8)
      • Zhong, K., Zhu, G., He, H.: `A single-chip, ultra high-speed FFT architecture', Proc. ASIC, 2003, 5th Int. Conf., Oct. 2003, 2, p. 752–756.
    9. 9)
      • 1 onward link is available for this reference.
      • CrossRef
    10. 10)
      • C. Basoglu , W. Lee , Y. Kim . An efficient FFT algorithm for superscalar and VLIW processor architectures. Real-Time Imaging , 6 , 441 - 453
    11. 11)
      • Hung, C.-P., Chen, S.-G., Chen, K.-L.: `Design of an efficient variable-length FFT processor', Proc. Int. Symp. Circuits and Systems, ISCAS '04, 23–26 May 2004, 2, p. 833–836.
    12. 12)
      • He, S., Torkelson, M.: `Design and implementation of a 1024-point pipeline FFT processor', Proc. IEEE Custom Integrated Circuits Conf., 11–14 May 1998, p. 131–134.
    13. 13)
      • Han, W., Arslan, T., Erdogan, A.T., Hasan, M.: `Multiplier-less based parallel-pipelined FFT architectures for wireless communication applications', Proc. Acoustics, Speech and Signal Processing, (ICASSP '05), IEEE Int. Conf., 18–23 March 2005, 5, p. 45–48.
    14. 14)
      • J. Volder . The CORDIC trigonometric computing technique. IRE Trans. Electron. Comput. , 330 - 334
    15. 15)
      • Walther, J.S.: `A unified algorithm for elementary functions', Proc. Spring Joint Computer Conf., 1971, p. 379–385.
    16. 16)
      • G.L. Haviland , A.A. Tuszynski . A CORDIC arithmetic processorchip. IEEE Trans. Comput. , 2 , 68 - 79
    17. 17)
      • R.J. Higgins . (1990) Digital signal processing in VLSI.
    18. 18)
      • K. Parhi . (1959) VLSI digital signal processing systems.
    19. 19)
      • 1 onward link is available for this reference.
      • CrossRef
    20. 20)
      • 1 onward link is available for this reference.
      • CrossRef
    21. 21)
      • 1 onward link is available for this reference.
      • CrossRef
    22. 22)
      • A. Guyot , B. Hochet , J.M. Muller . A way to build efficient carry skip adders. IEEE Trans. Comput. , 10 , 1144 - 1151
    23. 23)
      • H.N. Takagi , S. Yajima . High speed VLSI multiplication algorithm with a redundant binary addition tree. IEEE Trans. Comput. , 9 , 789 - 796
    24. 24)
      • D. Timmermann , H. Hahn , B.J. Hosticka . Low latency time CORDIC algorithms. IEEE Trans. Comput. , 8 , 1010 - 1015
    25. 25)
      • 1 onward link is available for this reference.
      • CrossRef
    26. 26)
      • 1 onward link is available for this reference.
      • CrossRef
    27. 27)
      • 1 onward link is available for this reference.
      • CrossRef

Related content

content/journals/10.1049/ip-cds_20050280
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address