Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Radix-2n serial–serial multipliers

Radix-2n serial–serial multipliers

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

All serial–serial multiplication structures previously reported in the literature have been confined to bit serial–serial multipliers. An architecture for digit serial–serial multipliers is presented. A set of designs are derived from the radix-2n design procedure, which was first reported by the authors for the design of bit level pipelined digit serial–parallel structures. One significant aspect of the new designs is that they can be pipelined to the bit level and give the designer the flexibility to obtain the best trade-off between throughput rate and hardware cost by varying the digit size and the number of pipelining levels. Also, an area-efficient digit serial–serial multiplier is proposed which provides a 50% reduction in hardware without degrading the speed performance. This is achieved by exploiting the fact that some cells are idle for most of the multiplication operation. In the new design, the computations of these cells are remapped to other cells, which make them redundant. The new designs have been implemented on the S40BG256 device from the SPARTAN family to prove functionality and assess performance.

References

    1. 1)
    2. 2)
      • R. Hatley , P. Corbett . Digit-serial processing techniques. IEEE Trans. Circuits Syst. , 707 - 719
    3. 3)
    4. 4)
    5. 5)
    6. 6)
      • Smith, S.G., McGregor, M.S., Denyer, P.B.: `Techniques to increase the computational throughput of bit-serial architectures', Proc. IEEE Int. Conf. on Acoustics Speech, and Signal Processing ICASSP, Apr. 1987, Dallas, TX, USA, p. 543–546.
    7. 7)
    8. 8)
      • S.Y. Kung . (1988) VLSI array processors.
    9. 9)
      • A. Aggoun , M.K. Ibrahim , A. Ashur . A novel cell architecture for high performance digit-serial computation. Electron. Lett. , 11
    10. 10)
      • Chang, Y.N., Satyanarayana, J., Parhi, K.K.: `Low-power digit-serial architectures', Proc. IEEE Int. Symp. on Circuits and Systems, June 1997, Hong Kong, 24, p. 2164–2167.
    11. 11)
      • A. Ashur , A. Aggoun , M.K. Ibrahim . Systolic digit-serial multiplier. IEE Proc., Circuits Devices Syst. , 1 , 14 - 20
    12. 12)
      • Nibouche, O., Bouridane, A., Nibouche, M.: `New architectures for serial–serial multiplication', Proc. IEEE Int. Symp. on Circuits and systems, 2001, Sydney, Australia, 2, p. 705–708.
    13. 13)
      • Aggoun, A., Ibrahim, M.K., Ashur, A.: `Area-time efficient serial–serial multipliers', Proc. IEEE Int. Symp. on Circuits and systems, May 2000, Geneva, Switzerland, 5, p. 585–588.
    14. 14)
      • P.B. Denyer , D. Renshaw . (1985) VLSI signal processor – a bit-serial approach.
    15. 15)
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20040412
Loading

Related content

content/journals/10.1049/ip-cds_20040412
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address