http://iet.metastore.ingenta.com
1887

VLSI efficient discrete-time cellular neural network processor

VLSI efficient discrete-time cellular neural network processor

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Typical VLSI implementations of discrete-time cellular neural networks (DTCNN) incorporate costly hardware to implement the basic DTCNN cell, resulting in a small grid size that needs to be cascaded with many other chips for processing images of any practical size. In the paper, a low-cost DTCNN cell that can be incorporated into a single chip in large numbers has been proposed. Memory bandwidth considerations show that 256 DTCNN cells can be incorporated into a single chip DTCNN processor to compute a 256×256 image at 30 frames per second. Techniques based on rectangular-shaped cell grids for use with video memory have been proposed to satisfy the memory bandwidth requirements. The architecture of the proposed DTCNN processor is also capable of supporting the flexible grouping of basic cells. In addition, the processor, which is capable of supporting the flexible grouping of cells, can be cascaded in a highly scalable manner to facilitate the processing of larger images at high speed.

References

    1. 1)
      • H. Harrer , J.A. Nossek . Discrete-time cellular neural networks. Int. J. Circuit Theory Appl. , 453 - 467
    2. 2)
      • A. Rodriguez-Vazquez , S. Espejo , R. Dominguez-Castro , J.L. Huertar , E. Sanchez-Sinencio . Current mode techniques for the implementation of continuous- and discrete-time cellular neural networks. IEEE Trans. Circuits Syst. , 132 - 146
    3. 3)
      • H. Harrer , J.A. Nossek , R. Stelzl . An analog implementation of discrete- time cellular neural networks. IEEE Trans. Neural Netw. , 466 - 476
    4. 4)
      • Park, S., Lim, J., Chae, S.: `Digital implementation of discrete-time cellular neural networks with distributed arithmetic', Proceedings of IEEE Int. Conf. on neural Networks, 1997, Houston, USA, 2, p. 959–963.
    5. 5)
      • Ueda, T., Takahashi, K., Ho, C.-Y., Mori, S.: `Discrete-time cellular neural networks using digital neuron model with DPLL', Proceedings of the Second International Workshop on Cellular neural Networks and their Applications, 1992, p. 252–257.
    6. 6)
      • T. Ikenaga , T. Ogura . A DTCNN universal machine based on highly parallel 2-D cellular automata CAM2. IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. , 538 - 546
    7. 7)
      • Kellner, A., Magnussen, H., Nossek, J.A.: `Texture classification, texture segmentation and text segmentation with discrete-time cellular neural networks', Proceedings of the Third International Workshop on Cellular neural networks and their applications, 1994, p. 243–248.
    8. 8)
      • Mirzai, B., Lim, D., Moschytz, G.S.: `Applications of CNN processing by template decomposition', Proceedings of the 5th IEEE International Workshop on Cellular neural networks and their applications, 1998, p. 379–384.
    9. 9)
      • Harrer, H., Nossek, J.A.: `Discrete-time cellular neural networks', Proceedings of the Second International Workshop on Cellular neural networks and their applications, 1992, p. 163–168.
    10. 10)
      • M. Tokunaga , S. Mori . Digital neuron model with DPLL for associative memory. IEEE Int. Symp. Circuits Syst. Proc. , 1069 - 1072
    11. 11)
    12. 12)
      • L.O. Chua , L. Yang . Cellular neural networks: Theory. IEEE Trans. Circuits Syst. , 1257 - 1272
    13. 13)
      • Wiehler, K., Perezowsky, M., Grigat, R.: `A detailed analysis of different CNN implementations for a real-time image processing system', Proceedings of 6th IEEE International Workshop on Cellular neural networks and their applications (CNNA 2000), 2000, p. 351–356.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20020322
Loading

Related content

content/journals/10.1049/ip-cds_20020322
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address