References

• 1. 1)
     • 8. Akopyan, F., Manohar, R., Apsel, A.B.: ‘A level-crossing flash asynchronous analog-to-digital converter’. Int. Symp. on Asynchronous Circuits and Systems, 2006, vol. 0, pp. 12–22.
  2. 2)
     • 12. Unser, M.: ‘Sampling: 50 years after Shannon’, Proc. IEEE, 2000, 88, (4), pp. 569–587 (doi: 10.1109/5.843002).
  3. 3)
     • 14. Mark, J., Todd, T.: ‘A nonuniform sampling approach to data compression’, IEEE Trans. Commun., 1981, 29, pp. 24–32 (doi: 10.1109/TCOM.1981.1094872).
  4. 4)
     • 18. Guan, K., Singer, A.: ‘A level-crossing sampling scheme for non-bandlimited signals’. IEEE Int. Conf. on Acoustics, Speech and Signal Processing (ICASSP), May 2006, vol. 3.
  5. 5)
     • 5. Renaudin, M.: ‘Asynchronous circuits and systems: a promising design alternative’, Microelectron. Eng., 2000, 54, (1–2), pp. 133–149 (doi: 10.1016/S0167-9317(00)80065-9).
  6. 6)
     • 13. Lazar, A., Toth, L.: ‘Time encoding and perfect recovery of bandlimited signals’, Proc. ICASSP, 2003, 4, pp. 709–712.
  7. 7)
     • 17. Allier, E., Sicard, G., Fesquet, L., Renaudin, M.: ‘Asynchronous level crossing analog to digital converters’, Measurement, 2005, 37, pp. 296–309 (doi: 10.1016/j.measurement.2005.03.002).
  8. 8)
     • 16. Sayiner, N., Sorensen, H., Viswanathan, T.: ‘A level-crossing sampling scheme for A/D conversion’, IEEE Trans. Circuits Syst. II Analog Digit. Signal Process., 1996, 43, pp. 335–339 (doi: 10.1109/82.488288).
  9. 9)
     • 22. Kafashan, M., Ghorbani, M., Marvasti, F.: ‘A sigma-delta analog to digital converter based on iterative algorithm’, EURASIP J. Adv. Signal Process., 2012, 2012, (1), p. 149 (doi: 10.1186/1687-6180-2012-149).
  10. 10)
      • 3. Schreier, R., Temes, G.: ‘Understanding delta-sigma data converters’ (Wiley-IEEE Press, 2004).
  11. 11)
      • 4. Kafashan, M., Beygiharchegani, S., Marvasti, F.: ‘Performance improvement of an optimal family of exponentially accurate sigma delta modulator’. 10th IEEE Int. Conf. on Signal Processing (ICSP), 2010, pp. 1–4.
  12. 12)
      • 21. Plassche, R.: ‘CMOS integrated analog-to-digital and digital-to-analog converters’ (Kluwer Academic Publishers, 2003).
  13. 13)
      • 15. Blake, I., Lindsey, W.: ‘Level-crossing problems for random processes’, IEEE Trans. Inf. Theory, 1973, 19, (3), pp. 295–315 (doi: 10.1109/TIT.1973.1055016).
  14. 14)
      • 11. Marvasti, F.: ‘Nonuniform sampling: theory and practice’ (Kluwer Academic/ plenum, New York, 2001).
  15. 15)
      • 1. Walden, R.: ‘Analog-to-digital converter survey and analysis’, IEEE J. Sel. Areas Commun., 1999, 17, pp. 539–550 (doi: 10.1109/49.761034).
  16. 16)
      • 20. Guan, K.M., Kozat, S.S., Singer, A.C.: ‘Adaptive reference levels in a level-crossing analog-to-digital converter’. EURASIP J. Adv. Signal Process., 2008, vol. 2008, pp. 1–11.
  17. 17)
      • 6. Schell, B., Tsividis, Y.: ‘Analysis and simulation of continuous-time digital signal processors’, Signal Process., 2009, 89, (10), pp. 2013–2026 (doi: 10.1016/j.sigpro.2009.04.005).
  18. 18)
      • 9. Kinniment, D., Yakovlev, A., Gao, B.: ‘Synchronous and asynchronous A/D conversion’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2000, 8, pp. 217–220 (doi: 10.1109/92.831441).
  19. 19)
      • 7. Kinniment, D., Yakovlev, A., Xia, F., Gao, B.: ‘Towards asynchronous A/D conversion’. Int. Symp. on Asynchronous Circuits and Systems, 1998, vol. 0, pp. 2–6.
  20. 20)
      • 19. Can, A., Sejdic, E., Chaparro, L.: ‘Asynchronous sampling and reconstruction of sparse signals’. Proc. of the 20th European Signal Processing Conf. (EUSIPCO), August 2012, pp. 854–858.
  21. 21)
      • 10. Nairn, D.: ‘Time-interleaved analog-to-digital converters’. IEEE 2008 Custom Integrated Circuits Conf. (CICC), September 2008, pp. 289–296.
  22. 22)
      • 12. Stoica, P., Sandgren, N.: ‘Spectral analysis of irregularly-sampled data: paralleling the regularly-sampled data approaches’, J. Digit. Signal Process., 2006, 16, (6), pp. 712–734 (doi: 10.1016/j.dsp.2006.08.012).