Multilevel voltage source inverters are most promising when employed in high-power and high-voltage applications. As the number of inverter levels increases, the algorithm of space-vector pulse-width modulation (SVPWM) becomes increasingly complex. Based on the intrinsic relationship between SVPWM algorithms for 2-level inverters and those for arbitrary-level inverters, here a novel SVPWM algorithm is proposed for an arbitrary-level inverter. Considering that the nearest three vectors are used to synthesise the reference vector, the on-time of the voltage vector for an arbitrary-level inverter can be acquired from that for a 2-level inverter via the use of a linear transformation. This algorithm is verified through simulation and experiments, with the latter proving that the proposed algorithm can meet the real-time requirements of multilevel inverters.

References

1. 1)
  - 4. Wu, F.J., Sun, B., Peng, H.R.: ‘Single-phase three-level SPWM scheme suitable for implementation with DSP’, Electron. Lett., 2011, 47, (17), pp. 994–996 (doi: 10.1049/el.2011.1969).
2. 2)
  - 3. Newton, C., Sumner, M.: ‘Multilevel converters, a real solution to medium/high-voltage drives?’ Power Eng. J., 1998, 12, (1), pp. 21–26 (doi: 10.1049/pe:19980107).
3. 3)
  - P.K. Chaturvedi , S. Jain , P. Agarwal . Reduced switching loss pulse width modulation technique for three-level diode clamped inverter. IET Power Electron. , 4 , 393 - 399
4. 4)
  - 18. Carrasco, G., Silva, C.A.: ‘Space vector PWM method for five-phase two-level VSI with minimum harmonic injection in the overmodulation region’, IEEE Trans. Ind. Electron., 2013, 60, (5), pp. 2042–2053 (doi: 10.1109/TIE.2012.2201434).
5. 5)
  - N. Celanovic , D. Boroyevich . A fast space-vector modulation algorithm for multilevel three-phase converters. IEEE Trans. Indust. Appl. , 637 - 641
6. 6)
  - 26. Zhao, Z., Zhong, Y., Gao, H., Yuan, L., Lu, T.: ‘Hybrid selective harmonic elimination PWM for common-mode voltage reduction in three-level neutral-point-clamped inverters for variable speed induction drives’, IEEE Trans. Power Electron., 2012, 27, (3), pp. 1152–1158 (doi: 10.1109/TPEL.2011.2162591).
7. 7)
  - 6. Jiang, W.-D., Du, S.-W., Chang, L.-C., Zhang, Y., Zhao, Q.: ‘Hybrid PWM strategy of SVPWM and VSVPWM for NPC three-level voltage-source inverter’, IEEE Trans. Power Electron., 2010, 25, (10), pp. 2607–2619 (doi: 10.1109/TPEL.2010.2041254).
8. 8)
  - M.R. Baiju , K.K. Mohapatra , R.S. Kanchan , K. Gopakumar . A dual two-level inverter scheme with common mode voltage elimination for an induction motor drive. IEEE Trans. Power Electron. , 3 , 794 - 805
9. 9)
  - D. Yazdani , S. Ali Khajehoddin , A. Bakhshai , G. Joos . Full utilization of the inverter in split-phase drives by means of a dual three-phase space vector classification algorithm. IEEE Trans. Ind. Electron. , 1 , 120 - 129
10. 10)
  - R. Teichmann , S. Bernet . A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications. IEEE Trans. Ind. Appl. , 3 , 855 - 865
11. 11)
  - 3. Hava, A.M., Cetin, N.O.: ‘A generalized scalar PWM approach with easy implementation features for three-phase, three-wire voltage-source inverters’, IEEE Trans. Power Electron., 2011, 26, (5), pp. 1385–1395 (doi: 10.1109/TPEL.2010.2081689).
12. 12)
  - 13. Shu, Z., Tang, J., Guo, Y., Lian, J.: ‘An efficient SVPWM algorithm with low computational overhead for three-phase inverters’, IEEE Trans. Power Electron., 2007, 22, (5), pp. 1797–1805 (doi: 10.1109/TPEL.2007.904228).
13. 13)
  - D. Ahmadi , K. Zou , C. Li , Y. Huang , J. Wang . AUniversal selective harmonic elimination method for high-power inverters. IEEE Trans. Power Electron. , 10 , 2743 - 2752
14. 14)
  - 5. Rao, G.S., Chandra Sekhar, K.: ‘A novel five-level SPWM Inverter system for dual-fed induction motor drive’. Advanced Communication Control and Computing Technologies (ICACCCT), in IEEE Int. Conf., 2012, pp. 375–379.
15. 15)
  - A.-K. Gupta , A.-M. Kambadkone . A general space vector PWM algorithm for multi-level inverters, including operation in overmodulation range. IEEE Trans. Power Electron. , 2 , 517 - 526
16. 16)
  - J. Pontt , J. Rodriguez , R. Huerta . Mitigation of noneliminated harmonics of SHEPWM three-level multipulse three-phase active front end converters with low switching frequency for meeting standard IEEE-519-92. IEEE Trans. Power Electron. , 6 , 1594 - 1600
17. 17)
  - 16. Fyntanakis, A., Adamidis, G., Koutsogiannis, Z.: ‘Comparison between two different methods of calculation of switching time which is used for implementation of SVPWM using DSP’. 18th Int. Conf. on Electrical Machines (ICEM), 2008, pp. 1–6.
18. 18)
  - B. Kaku , I. Miyashita , S. Sone . Switching loss minimized space vector PWM method for IGBT three-level inverter. IEE Proc., Electr. Power Appl. , 3 , 182 - 190
19. 19)
  - A.K. Gupta , A.M. Khambadkone . A space vector PWM scheme for multilevel inverters based on two-level space vector PWM. IEEE Trans. Ind. Electron. , 5 , 1631 - 1639
20. 20)
  - S. Busquets-Monge , J. Bordonau , D. Boroyevich , S. Somavilla . The nearest three virtual space vector PWM – a modulation for the comprehensive neutral point balancing in the three-level NPC inverter. IEEE Power Electron. Lett. , 1 , 11 - 15
21. 21)
  - 10. Seo, J.H., Choi, C.H., Hyun, D.S.: ‘A new simplified space-vector PWM method for three level inverters’, IEEE Trans. Power Electron., 2001, 16, (4), pp. 545–550.
22. 22)
  - A. Nabae , I. Takahashi , H. Akagi . A new-neutral-point-clamped PWM inverter. IEEE Trans. Ind. Appl. , 5 , 518 - 523

Space-vector pulse-width modulation algorithm for multilevel voltage source inverters based on matrix transformation and including operation in the over-modulation region

References

Related content