Proper work of grid-connected converters requires an accurate detection of phase angle, frequency and amplitude of grid voltage. Phase locked loops (PLLs) based on synchronous reference frame theory can be used for estimation of these grid parameters. One of the issues that could appear during estimation of grid parameters is appearance of DC offset in measured grid voltage. This DC component (offset) is usually entered in PLL structure via measurement and A/D conversion process. Undesirable induced DC offset could appear as part of the reference sine current of photovoltaic inverters or other grid-connected converters. A lot of standards define allowed PV inverter's DC current injection in the grid. In this study, we propose an improved PLL structure with capability to fully reject DC offset and noise which could appear in measured input grid voltage. The key component of the proposed PLL is two-phase generator with a closed control loop for DC offset and noise rejection. Obtained simulation and experimental results show that the proposed PLL structure can solve important issues of presence of noise and DC offset in measured grid voltage. The proposed PLL structure shows excellent dynamical performances in conditions of fast changes of grid parameters.

References

1. 1)
  - 32. Hwang, S.-H., Liu, L., Li, H., Kim, J.-M.: ‘DC offset error compensation for synchronous reference frame PLL in single-phase grid-connected converters’, IEEE Trans. Power Electron., 2012, 27, (8), pp. 3467–3471 (doi: 10.1109/TPEL.2012.2190425).
2. 2)
  - 13. Lale, S., Lubura, S., Šoja, M., Ikić, M.: ‘Analysis of single-phase PLL with novel two-phase generator for grid-connected converters’. 2011 19th Telecommunications Forum (TELFOR), 22–24 November 2011, pp. 715–718, doi: 10.1109/TELFOR.2011.6143645.
3. 3)
  - 14. Lubura, S., Šoja, M., Lale, S., Ikić, M.: ‘Experimental verification of single-phase PLL with novel two-phase generator for grid-connected converters’. 201215th International Power Electronics and Motion Control Conf. (EPE/PEMC), 4–6 September 2012, pp. DS3f.1-1–DS3f.1-5, doi: 10.1109/EPEPEMC.2012.6397367.
4. 4)
  - X. Yuan , W. Merk , H. Stemmler , J. Allmeling . Stationary-frame generalized integrators for current control of active power filters with zero steady-state error for current harmonics of concern under unbalanced and distorted operating conditions. IEEE Trans. Ind. Appl. , 2 , 523 - 532
5. 5)
  - 6. IEEE Std 1547-2003: ‘IEEE standard for interconnecting distributed resources with electric power systems’, 2003, pp. 0_1–16, doi: 10.1109/IEEESTD.2003.94285.
6. 6)
  - 20. Dasgupta, S., Mohan, S.N., Sahoo, S.K., Panda, S.K.: ‘Derivation of instantaneous current references for three phase PV inverter connected to grid with active and reactive power flow control’. 2011 IEEE 8th Int. Conf. Power Electronics and ECCE Asia (ICPE & ECCE), 30 May 2011–3 June 2011, pp. 1228–1235, doi: 10.1109/ICPE.2011.594468.
7. 7)
  - V. Kaura , V. Blasko . Operation of a phase locked loop system under distorted utility conditions. IEEE Trans. Ind. Appl. , 1 , 58 - 63
8. 8)
  - 7. CENELEC EN 61000-3-2:2000: ‘Electromagnetic compatibility (EMC) – part 3-2: limits – limits for harmonic current emissions (equipment input current up to and including 16 A per phase)’.
9. 9)
  - 12. Saitou, M., Matsui, N., Shimizu, T.: ‘A control strategy of single-phase active filter using a novel d-q transformation’. 38th IAS Annual Meeting. Conf. Record of the Industry Applications Conf., 2003, 12–16 October 2003, vol. 2, pp. 1222–1227, doi: 10.1109/IAS.2003.1257706.
10. 10)
  - 3. Arruda, L.N., Silva, S.M., Filho, B.J.C.: ‘PLL structures for utility connected systems’. 36th IAS Annual Meeting. Conf. Record of the 2001 IEEE Industry Applications Conf., 2001, 30 September 2001–4 October 2001, vol. 4, pp. 2655–2660, doi: 10.1109/IAS.2001.955993.
11. 11)
  - 8. IEC 61727-2004: ‘Photovoltaic (PV) systems – characteristics of the utility interface’.
12. 12)
  - 19. Berba, F., Atkinson, D., Armstrong, M.: ‘A review of minimization of output DC current component methods in single-phase grid-connected inverters PV applications’. 2012 2nd Int. Symp. Environment Friendly Energies and Applications (EFEA), 25–27 June 2012, pp. 296–301, doi: 10.1109/EFEA.2012.6294058.
13. 13)
  - 5. Ciobotaru, M., Teodorescu, R., Blaabjerg, F.: ‘A new single-phase PLL structure based on second order generalized integrator’. 37th IEEE Power Electronics Specialists Conf., 2006. PESC '06, 18–22 June 2006, pp. 1–6, doi: 10.1109/PESC.2006.1711988.
14. 14)
  - 4. Chung, S.-K.: ‘Phase-locked loop for grid-connected three-phase power conversion systems’. IEE Proc. Electric Power Applications, May 2000, vol. 147, no. 3, pp. 213–219, doi: 10.1049/ip-epa:20000328.
15. 15)
  - S. Fukuda , T. Yoda . A novel current-tracking method for active filters based on a sinusoidal internal model. IEEE Trans. Ind. Appl. , 3 , 888 - 895
16. 16)
  - 16. Dong, D., Boroyevich, D., Mattavelli, P., Cvetkovic, I.: ‘A high-performance single-phase phase-locked-loop with fast line-voltage amplitude tracking’. 2011 26th Annual IEEE Applied Power Electronics Conf. and Exposition (APEC), 6-11 March 2011, pp. 1622–1628, doi: 10.1109/APEC.2011.5744812.
17. 17)
  - L. Bowtell , A. Ahfock . Direct current offset controller for transformerless single-phase photovoltaic grid-connected inverters. IET Renew. Power Gener. , 5 , 428 - 437
18. 18)
  - 9. Ciobotaru, M., Teodorescu, R., Agelidis, V.G.: ‘Offset rejection for PLL based synchronization in grid-connected converters’. 23rd Annual IEEE Applied Power Electronics Conf. Exposition, 2008. APEC 2008, 24–28 February 2008, pp. 1611–1617, doi: 10.1109/APEC.2008.4522940.
19. 19)
  - 17. Cho, Y.: ‘Observer based online current offset compensation method for single-phase photovoltaic inverter applications’, Electron. Lett., 2012, 48, (23), pp. 1493–1495 (doi: 10.1049/el.2012.2760).
20. 20)
  - 11. Silva, S.M., Lopes, B.M., Filho, B.J.C., Campana, R.P., Bosventura, W.C.: ‘Performance evaluation of PLL algorithms for single-phase grid-connected systems’. 39th IAS Annual Meeting. Conf. Record of the 2004 IEEE Industry Applications Conf., 2004, 3–7 October 2004, vol. 4, pp. 2259–2263, doi: 10.1109/IAS.2004.1348790.

Single-phase phase locked loop with DC offset and noise rejection for photovoltaic inverters

References

Related content