The in-loop filter comprises deblocking filter and sample adaptive offset filter, which is an important module for improving image quality in a high-efficiency video coding (HEVC) decoder. The in-loop filter has a high computational complexity that accounts for ∼20% of the HEVC decoding computing load. Furthermore, it is difficult to implement a high-performing in-loop filter due to its large conditional processing requirement. First, this study presents a novel reconfigurable HEVC in-loop filter implementation on a coarse-grained dynamically reconfigurable processing unit. Next, a repartition scheme is presented that allows the in-loop filter implementation at a coding tree unit along with the other decoding modules in the HEVC decoder, which satisfies requirements of low latency applications. Finally, a hierarchised-pipeline and synchronised-parallel technique is used to improve performance by eliminating data hazards in pipeline techniques and synchronisation problems in parallel techniques. Implementation results show that the presented HEVC in-loop filter performs up to 1920 × 1080@52 frames per second at 250 MHz. The throughput is 67.5 × 9 × more than solutions based on digital signal processor and general-purpose processor, respectively.

References

1. 1)
  - 24. Wang, Y., Liu, L., Yin, S., et al: ‘On-chip memory hierarchy in one coarse-grained reconfigurable architecture to compress memory space and to reduce reconfiguration time and data-reference time’, IEEE Trans. Very Large Scale Integr. VLSI Syst., 2014, 22, (5), pp. 983–994.
2. 2)
  - 22. Purohit, S., Chalamalasetti, S.R., Margala, M, et al: ‘Throughput/resource-efficient reconfigurable processor for multimedia applications’, IEEE Trans. Very Large Scale Integr. VLSI Syst., 2013, 21, (7), pp. 1346–1350.
3. 3)
  - 2. Ohm, J., Sullivan, G.J., Schwarz, H., et al: ‘Comparison of the coding efficiency of video coding standards – including high efficiency video coding (HEVC)’, IEEE Trans. Circuits Syst. Video Technol., 2012, 22, (12), pp. 1669–1684.
4. 4)
  - 25. Liu, L., Chen, Y., Yin, S., et al: ‘Implementation of multi-standard video decoding algorithms on a coarse-grained reconfigurable multimedia processor’. Proc. IEEE Int. Symp. on Circuits and Systems, Beijing, China, May 2013, pp. 897–900.
5. 5)
  - 29. Yin, C., Yin, S., Liu, L., et al: ‘Compiler framework for reconfigurable computing architecture’, IEICE Trans. Electron., 2009, E92-C, (10), pp. 1284–1290.
6. 6)
  - 8. Wang, S.-W., Yang, S.-S., Chen, H.-M., et al: ‘A multi-core architecture based parallel framework for H.264/AVC deblocking filters’, J. Signal Process. Syst., 2009, 57, (2), pp. 195–211.
7. 7)
  - 15. Zhu, J., Zhou, D., Goto, S.: ‘A high performance HEVC de-blocking filter and SAO architecture for UHDTV decoder’, IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2013, E96-A, (12), pp. 2612–2622.
8. 8)
  - 26. Zhu, J., Liu, L., Yin, S., et al: ‘Low-power reconfigurable processor utilizing variable dual VDD’, IEEE Trans. Circuits Syst. Express Briefs, 2013, 60, (4), pp. 217–221.
9. 9)
  - 23. Liu, L., Deng, C., Wang, D., et al: ‘An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications’. Proc. IEEE Custom Integrated Circuits Conf., San Jose, USA, September 2013, pp. 1–4.
10. 10)
  - 14. Bossen, F., Bross, B., Suhring, K., et al: ‘HEVC complexity and implementation analysis’, IEEE Trans. Circuits Syst. Video Technol., 2012, 22, (12), pp. 1685–1696.
11. 11)
  - 20. Rossi, D., Mucci, C., Campi, F., et al: ‘Application space exploration of a heterogeneous run-time configurable digital signal processor’, IEEE Trans. Very Large Scale Integr. VLSI Syst., 2013, 21, (2), pp. 193–205.
12. 12)
  - 4. Yuen, M., Wu, H.R.: ‘A survey of hybrid MC/DPCM/DCT video coding distortions’, J. Signal Process., 1998, 70, (3), pp. 247–278.
13. 13)
  - 21. Rossi, D., Campi, F., Spolzino, S., et al: ‘A heterogeneous digital signal processor for dynamically reconfigurable computing’, IEEE J. Solid State Circuits, 2010, 45, (8), pp. 1615–1626.
14. 14)
  - 5. Pescador, F., Chavarrías, M., Garrido, M.J., et al: ‘Complexity analysis of an HEVC decoder based on a digital signal processor’, IEEE Trans. Consum. Electron., 2013, 59, (2), pp. 391–399.
15. 15)
  - 13. Lin, Y.-C., Lin, Y.-L.: ‘A two-result-per-cycle deblocking filter architecture for QFHD H.264/AVC decoder’, IEEE Trans. Very Large Scale Integr. VLSI Syst., 2009, 17, (6), pp. 838–843.
16. 16)
  - 27. Liu, L., Wang, D., Yin, S., et al: ‘SimRPU: a simulation environment for reconfigurable architecture exploration’, IEEE Trans. Very Large Scale Integr. VLSI Syst., 2014, 22, (12), pp. 2635–2648.
17. 17)
  - 16. Mody, M., Garud, H., Nagori, S., et al: ‘High throughput VLSI architecture for HEVC SAO encoding for ultra HDTV’. Proc. IEEE Int. Symp. on Circuits and Systems, Melbourne, Australia, June 2014, pp. 2620–2623.
18. 18)
  - 18. Cho, S., Kim, H., Kim, H.Y., et al: ‘Efficient in-loop filtering across tile boundaries for multi-core HEVC hardware decoders with 4 K/8 K-UHD video applications’, IEEE Trans. Multimedia, 2015, 17, (6), pp. 778–791.
19. 19)
  - 17. Ozcan, E., Adibelli, Y., Hamzaoglu, I.: ‘A high performance deblocking filter hardware for high efficiency video coding’, IEEE Trans. Consum. Electron., 2013, 59, (3), pp. 714–720.
20. 20)
  - 28. Liu, D., Yin, S., Liu, L., et al: ‘Polyhedral model based mapping optimization of loop nests for CGRAs’. Proc. 50th ACM/EDAC/IEEE Design Automation Conf., Austin, USA, 29 May–7 June 2013, pp. 1–8.
21. 21)
  - 19. Hautala, I., Boutellier, J., Hannuksela, J., et al: ‘Programmable low-power multicore coprocessor architecture for HEVC/H.265 in-loop filtering’, IEEE Trans. Circuits Syst. Video Technol., 2015, 25, (7), pp. 1217–1230.
22. 22)
  - 12. Xu, K., Choy, C.-S.: ‘A five-stage pipeline, 204 cycles/MB, single-port SRAM-based deblocking filter for H.264/AVC’, IEEE Trans. Circuits Syst. Video Technol., 2008, 18, (3), pp. 363–374.
23. 23)
  - 6. Norkin, A., Bjontegaard, G., Fuldseth, A., et al: ‘HEVC deblocking filter’, IEEE Trans. Circuits Syst. Video Technol., 2012, 22, (12), pp. 1746–1754.
24. 24)
  - 3. Kim, I.-K., Min, J., Lee, T., et al: ‘Block partitioning structure in the HEVC standard’, IEEE Trans. Circuits Syst. Video Technol., 2012, 22, (12), pp. 1697–1706.
25. 25)
  - 7. Fu, C.-M., Alshina, E., Alshin, A., et al: ‘Sample adaptive offset in the HEVC standard’, IEEE Trans. Circuits Syst. Video Technol., 2012, 22, (12), pp. 1755–1764.
26. 26)
  - 10. Pieters, B., Hollemeersch, C.-F.J., De Cock, J., et al: ‘Parallel deblocking filtering in MPEG-4 AVC/H.264 on massively parallel architectures’, IEEE Trans. Circuits Syst. Video Technol., 2011, 21, (1), pp. 96–100.
27. 27)
  - 11. Khurana, G., Kassim, A.A., Chua, T.P., et al: ‘A pipelined hardware implementation of in-loop deblocking filter in H.264/AVC’, IEEE Trans. Consum. Electron., 2006, 52, (2), pp. 536–540.
28. 28)
  - 9. Zhang, Y., Yan, C., Dai, F., et al: ‘Efficient parallel framework for H.264/AVC deblocking filter on many-core platform’, IEEE Trans. Multimedia, 2012, 14, (3), pp. 510–524.
29. 29)
  - 1. Sullivan, G.J., Ohm, J., Han, W.-J., et al: ‘Overview of the high efficiency video coding (HEVC) standard’, IEEE Trans. Circuits Syst. Video Technol., 2012, 22, (12), pp. 1649–1668.

Implementation of in-loop filter for HEVC decoder on reconfigurable processor

References

Related content