http://iet.metastore.ingenta.com
1887

Prototyping and hardware-in-loop verification of OCR

Prototyping and hardware-in-loop verification of OCR

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Generation, Transmission & Distribution — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This study presents the design and development of a soft-core prototype of an overcurrent relay (OCR). The prototype is implemented on the field programmable gate array and its functionality has been verified using hardware-in-loop testing on the real-time digital simulator. Computational efficiency and memory requirement of the OCR is improved by using integer arithmetic Verilog design platform. Extreme inverse and very inverse characteristics of the OCR based on standard inverse-time characteristics as per IEEE standard C37.112-1996 is used and tested in the proposed design. Digital design of the proposed algorithm, emulation results, complete hardware setup and experimental test results are presented in this study. The performance of the OCR is evaluated for a large range of characteristic parameters (pick-up current and time-dial setting) and various operating conditions which validate the operation of the relay in real time with the power network. The designed relay has the ability to differentiate between fault and inrush current to avoid any mal-operation during energisation of transformers.

References

    1. 1)
      • 1. Thorp, J.S., Phadke, A.G.: ‘Protecting power systems in the post-restructuring era’, IEEE Comput. Appl. Power, 1999, 12, (1), pp. 3337.
    2. 2)
      • 2. Benmouyal, G.: ‘Design of a digital multi-curve time-overcurrent relay’, IEEE Trans. Power Deliv., 1990, 5, (4), pp. 17251731.
    3. 3)
      • 3. Fadul, F., Krahe, R.: ‘Microprocessor based inverse-time multiple overcurrent relays’, Electr. Power Syst. Res., 1995, 35, (3), pp. 207211.
    4. 4)
      • 4. Sidhu, T.S., Sachdev, M.S., Wood, H.C.: ‘Design of a microprocessor-based overcurrent relay’. WESCANEX ‘91 ‘IEEE Western Canada Conf. Computer, Power and Communications Systems in a Rural Environment, Regina, Sask, May 1991, pp. 4146.
    5. 5)
      • 5. Sidhu, T.S., Hfuda, M., Sachdev, M.S.: ‘A technique for generating software models of microprocessor-based relays’. Conf. Proc. IEEE Canadian Conf. Electrical and Computer Engineering, Waterloo, ON, May 1998, pp. 289292.
    6. 6)
      • 6. Manzoul, M.A.: ‘Interrupt-driven microprocessor-based overcurrent relay’, IEEE Trans. Ind. Electron., 1991, 38, (1), pp. 89.
    7. 7)
      • 7. Benmouyal, G.: ‘A log-table based algorithm for implementing microprocessor time-overcurrent relays’, IEEE Power Eng. Rev., 1982, 2, (9), p. 73.
    8. 8)
      • 8. Saleh, K.A., Hooshyar, A., El-Saadany, E.F.: ‘Hybrid passive-overcurrent relay for detection of faults in low-voltage DC grids’, IEEE Trans. Smart Grid, 2017, 8, (3), pp. 11291138.
    9. 9)
      • 9. Ojaghi, M., Ghahremani, R.: ‘Piece-wise linear characteristic for coordinating numerical overcurrent relays’, IEEE Trans. Power Deliv., 2017, 32, (1), pp. 145151.
    10. 10)
      • 10. Guiqing, Z., Tao, F., Jianhua, W., et al: ‘The SOC design and implementation of digital protective relay based on IP cores’. Proc., Int. Conf. Power System Technology, Kunming, China, October 2002, pp. 25802583.
    11. 11)
      • 11. Manzoul, M.A., Modali, P.: ‘Overcurrent relay on an FPGA chip’, Microelectron. Reliab., 1995, 35, (7), pp. 10171022.
    12. 12)
      • 12. Huang, S.J., Yang, T.M, Huang, J.T.: ‘FPGA realization of wavelet transform for detection of electric power system disturbances’, IEEE Trans. Power Deliv., 2002, 17, (2), pp. 388394.
    13. 13)
      • 13. Ahuja, S., Balasubramanian, S.K.: ‘Field programmable gate arrays based overcurrent relays’, Electr. Power Compon. Syst., 2004, 32, (3), pp. 247255.
    14. 14)
      • 14. Kumar, V., Prabhu, S., Gupta, I., et al: ‘SOPC design for implementation of overcurrent relay’. Power India Conf. IEEE, New Delhi, India, April 2006, p. 6.
    15. 15)
      • 15. Maheshwari, V., Devulapalli, B.D., Saxena, A.K.: ‘FPGA-based digital overcurrent relay with concurrent sense-process-communicate cycles’, Int. J. Electr. Power Energy Syst., 2014, 55, pp. 6673.
    16. 16)
      • 16. Wang, Y., Dinavahi, V.: ‘Real-time digital multi-function protection system on reconfigurable hardware’, IET Gener. Transm. Distrib., 2016, 10, (10), pp. 22952305.
    17. 17)
      • 17. IEEE Std. C37.112-1996: ‘IEEE standard inverse-time characteristic equations for overcurrent relays’, 1997.
    18. 18)
      • 18. Benmouyal, G., Meisinger, M., Burnworth, J., et al: ‘IEEE standard inverse-time characteristic equations for overcurrent relays’, IEEE Trans. Power Deliv., 1999, 14, (3), pp. 868872.
    19. 19)
      • 19. ‘3E Starter Kit Board User Guide’, UG230, 2006.
    20. 20)
      • 20. ‘LTC1407A-1 Serial 14-bit Simultaneous Sampling ADCs with Shutdown’. Available at http://www.linear.com/pc/downloadDocument.do?navId=H0,C1,C1155,C1001,C1158,P2420,D1295, accessed July 2016.
    21. 21)
      • 21. Al-Tallaq, K.N., Al-Sharai, H.D., El-Hawary, M.E.: ‘Online algorithm for removal of decaying DC-offset from fault currents’, Electr. Power Syst. Res., 2011, 81, (7), pp. 16271629.
    22. 22)
      • 22. Milder, P., Franchetti, F., Hoe, J.C., et al: ‘Computer generation of hardware for linear digital signal processing transforms’, ACM Trans. Des. Autom. Electron. Syst., 2012, 17, (2), p. 15.
    23. 23)
      • 23. L. I. P. CORDIC, ‘v4. 0, 2011’. Available at https://www.xilinx.com/support/documentation/ip_documentation/cordic_ds249.pdf, accessed July 2016.
    24. 24)
      • 24. Wu, L.C., Liu, C.W., Chien, S.E., et al: ‘The effect of inrush current on transformer protection’. 38th North American Power Symp., Carbondale, IL, September 2006, pp. 449456.
    25. 25)
      • 25. Xilinx, U.: ‘ML505/506/507 evaluation platform user guide’, 2011.
    26. 26)
      • 26. ‘Real-Time Digital Simulator (RTDS) Tutorial Manual RSCAD Version’, 2015.
    27. 27)
      • 27. Lyons, R.G.: ‘Understanding digital signal processing’ (3/E. Pearson Education India, New Delhi, India, 2004).
    28. 28)
      • 28. ‘RTDS Protection and Automation Library’. Available at https://www.rtds.com/the-simulator/our%20software/modelling%20libraries, accessed July 2016.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-gtd.2017.1268
Loading

Related content

content/journals/10.1049/iet-gtd.2017.1268
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address