Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Analysis and minimisation of DC bus surge voltage for electric vehicle applications

Analysis and minimisation of DC bus surge voltage for electric vehicle applications

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Electrical Systems in Transportation — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In electrical vehicle driving systems, the DC bus usually shows large surge voltages because of the presence of loop parasitic inductance and hard-switching operations of voltage source inverters. The unexpected transient overvoltage mostly accounts for switching devices failures. To guarantee system reliability, high-voltage-rating insulated-gate-bipolar-transistors (IGBTs) are commonly used in practical systems to accommodate potential surge voltages. This eventually results in the increase of power loss and system cost. A comprehensive study is presented in this study to minimise the surge voltage across the DC bus. It starts with a surge voltage model indicating that the commutation loop inductances and the switching dynamics are two critical contributors to voltage spikes. An optimal design approach to lower the stray inductance of the connecting busbar is presented. Considering the characteristics of electric vehicle (EV) inverters controlled by space vector modulation, a slew-rate limiter strategy is proposed to minimise the surge voltage. The low inductance busbar design and control strategy are validated by simulation and experimental test.

References

    1. 1)
    2. 2)
      • Wen, H., Wen, X., Liu, J., Guo, X., Zhao, F.: `A low-inductance high-frequency film capacitor for electric vehicles', Int. Conf. on Electrical Machines and Systems, 2007, p. 2046–2050.
    3. 3)
      • Rose, M., Krupar, J., Hauswald, H.: `Adaptive dv/dt and di/dt control for isolated gate power devices', IEEE Energy Conversion Congress and Exposition (ECCE), 2010, p. 927–934.
    4. 4)
    5. 5)
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)
      • Lai, J., Kouns, H., Bond, J.: `A low-inductance DC bus capacitor for high power traction motor drive inverters', 37thIAS Annual Meeting in Industry Applications Conf., 2002, p. 955–962.
    11. 11)
      • Kagerbauer, J.D., Jahns, T.M.: `Development of an active dv/dt control algorithm for reducing inverter conducted EMI with minimal impact on switching losses', IEEE Power Electronics Specialists Conf., June 2007, p. 894–900.
    12. 12)
    13. 13)
      • Grinberg, R., Palmer, P.R.: `Advanced DC link capacitor technology application for a stiff voltage-source inverter', IEEE Conf. on Vehicle Power and Propulsion, 2005, p. 6.
    14. 14)
    15. 15)
    16. 16)
    17. 17)
      • Skibinski, G.L., Divan, D.M.: `Design methodology and modeling of low inductance planar bus structures', Fifth European Conf. on Power Electronics and Applications, 1993, p. 98–105.
    18. 18)
      • Holland, K., Peng, F.Z.: `Control strategy for fuel cell vehicle traction drive systems using the Z-source inverter', Vehicle Power and Propulsion, 2005 IEEE Conf., 2005, p. 6.
    19. 19)
    20. 20)
    21. 21)
    22. 22)
      • Beukes, H.J., Enslin, J.H.R., Spee, R.: `Busbar design considerations for high power IGBT converters', 28thAnnual IEEE Power Electronics Specialists Conf., 1997, p. 847–853.
    23. 23)
    24. 24)
      • Xiao, Y., Shah, H., Chow, T.P., Gutmann, R.J.: `Analytical modeling and experimental evaluation of interconnect parasitic inductance on MOSFET switching characteristics', Nineteenth Annual IEEE Applied Power Electronics Conf. and Exposition, 2004, p. 516–521.
    25. 25)
      • Metric Mind corporation. Available at http://www.metricmind.com/motor.htm, accessed August 2011.
    26. 26)
      • Wen, H., Liu, J., Zhang, X., Wen, X.: `Electric vehicle drive inverters simulation considering parasitic parameters', 13thPower Electronics and Motion Control Conf., 2008, p. 417–421.
    27. 27)
    28. 28)
      • , : `IGBT4 modules optimized for EV/HEV drive applications', Power Seminar, 2010.
    29. 29)
      • Allocco, J.M.: `Laminated bus bars for power system interconnects', IEE Colloquium on Passive Components for Power Electronic Systems, 1998, p. 5/1–5/7.
    30. 30)
      • Prius II, toyoto. Available at http://www.toyota.com/prius-hybrid/specs.html, accessed August 2011.
    31. 31)
      • Huang Jimmy Huat, S., Sijher Taninder, S., Beh Jiun, K.: `The impact of capacitors selection and placement to the ESL and ESR', International Symp. on Electronics Materials and Packaging, 2005, p. 258–261.
    32. 32)
      • Wang, J., Yang, B., Zhao, J., Deng, Y., He, X., Xu, Z.: `Development of a compact 750KVA three-phase NPC three-level universal inverter module with specifically designed busbar', Twenty-fifth Annual IEEE Applied Power Electronics Conf. and Exposition, 2010, p. 1266–1271.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-est.2011.0035
Loading

Related content

content/journals/10.1049/iet-est.2011.0035
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address