Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Two-dimensional sorting algorithm for high-throughput K-best MIMO detection

This brief presents a novel two-dimensional parallel sorting algorithm for high-throughput K-best detectors utilised in multiple-input multiple-output (MIMO) systems. The proposed sorting algorithm enhances the throughput by sorting a data set in parallel and avoids the relatively long latency of the traditional algorithms. This is especially important in MIMO systems utilising high-order modulation schemes. The authors used the sorting algorithm in a K-best detector with variable K values at different layers of the search tree, which improves the bit error rate performance and reduces the computational complexity significantly. The detector using the sorting algorithm is designed and implemented in TSMC 90-nm CMOS technology for 4 × 4 64-QAM MIMO systems. Operating at 200 MHz, the detector's throughput is 1.2 Gbps. Its equivalent gate count is 182K.

References

    1. 1)
      • 5. Heidmann, N., Wiegand, T., Paul, S.: ‘Architecture and FPGA-implementation of a high throughput K+ best detector’. Automation and Test in Europe Conf. and Exhibition, 2011, pp. 16.
    2. 2)
      • 12. Liu, L., Lofgren, J., Nilsson, P.: ‘Area-efficient configurable high-throughput signal detector supporting multiple MIMO modes’, IEEE Trans. Circuits Syst. I, 2012, 59, (9), pp. 20852096.
    3. 3)
      • 15. Shen, C.-A., Yu, C.-P., Huang, C.-H.: ‘Algorithm and architecture of configurable joint detection and decoding for MIMO wireless communications with convolutional codes’, IEEE Trans. Very Large Scale Integr. Syst., 2016, 24, (2), pp. 587599.
    4. 4)
      • 9. Liu, L., Ye, F., Ma, X., et al: ‘A 1.1-Gb/s 115-pJ/bit configurable MIMO detector using 0.13-um CMOS technology’, IEEE Trans. Circuits Syst. II, 2010, 57, (9), pp. 701705.
    5. 5)
      • 10. Liao, C.H., Wang, T.P., Chiueh, T.D.: ‘A 74.8 mW soft-output detector IC for 8 × 8 spatial-multiplexing MIMO communications’, IEEE J. Solid-State Circuits, 2010, 45, (2), pp. 411421.
    6. 6)
      • 7. Guo, Z., Nilsson, P.: ‘Algorithm and implementation of the K-best sphere decoder for MIMO detection’, IEEE J. Sel. Areas Commun., 2006, 24, (3), pp. 491503.
    7. 7)
      • 13. Shen, C.-A., Eltawil, A.: ‘A radius adaptive K-best decoder with early termination: algorithm and VLSI architecture’, IEEE Trans. Circuits Syst. I, 2010, 57, (9), pp. 24762486.
    8. 8)
      • 16. Edeva, E.P., Fettweis, G.P.: ‘Efficient architecture for soft-input soft-output sphere detection with perfect node enumeration’, IEEE Trans. Very Large Scale Integr. Syst., 2016, 24, (9), pp. 29322945.
    9. 9)
      • 4. Kim, T.-H., Park, I.-C.: ‘Small-area and low-energy K-best MIMO detector using relaxed tree expansion and early forwarding’, IEEE Trans. Circuits Syst. I, 2010, 57, (10), pp. 27532761.
    10. 10)
      • 2. Chen, S., Zhang, T., Xin, Y.: ‘Relaxed K-best MIMO signal detector design and VLSI implementation’, IEEE Trans. Very Large Scale Integr. Syst., 2007, 15, (3), pp. 328337.
    11. 11)
      • 11. Schnorr, C.P., Euchner, M.: ‘Lattice basis reduction: improved practical algorithms and solving subset sum problems’, Math. Program, 1994, 66, pp. 181191.
    12. 12)
      • 14. Mahdavi, M., Shabany, M.: ‘Novel MIMO detection algorithm for high-order constellations in the complex domain’, IEEE Trans. Very Large Scale Integr. Syst., 2013, 21, (5), pp. 834847.
    13. 13)
      • 6. Tsai, P.-Y., Chen, W.-T., Lin, X.-C., et al: ‘A 4 × 4 64-QAM reduced-complexity K-best MIMO detector up to 1.5 Gbps’. Proc. IEEE Int. Symp. Circuits Syst., 2010, pp. 39533956.
    14. 14)
      • 8. Lin, H.-L., Chang, R.C., Chen, H.-L.: ‘A high-speed SDM-MIMO decoder using efficient candidate searching for wireless communication’, IEEE Trans. Circuits Syst. II, 2008, 55, (3), pp. 289293.
    15. 15)
      • 1. Wenk, M., Zellweger, M., Burg, A., et al: ‘K-best MIMO detection VLSI architectures achieving up to 424 Mbps’. Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 11511154.
    16. 16)
      • 3. Shabany, M., Gulak, P.G.: ‘A 675 Mbps, 4 × 4 64-QAM K-best MIMO detector in 0.13 um CMOS’, IEEE Trans. Very Large Scale Integr. Syst., 2012, 20, (1), pp. 135147.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-com.2016.0790
Loading

Related content

content/journals/10.1049/iet-com.2016.0790
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address