access icon free Emulation of multistage interconnection networks by fibre memory

A ‘fibre-switch block’ is a switch with delay lines that feedback from some outputs to inputs. In every unit time, it receives and transmits a packet concurrently. A ‘fibre memory’ means a multi-block serial connection. Its performance of time-multiplexed operation is often said to ‘emulate’ a multistage interconnection network. This study formulates this concept of emulation. The formalised concept is useful in the design and validation of various switching functionalities, including timeslot interchanging, sorting, merging and concentration. For illustration, ‘banyan-type networks’, ‘Clos network’ and several familiar multi-stage sorting networks are all efficiently emulated.

Inspec keywords: optical delay lines; optical storage; optical feedback; optical switches; optical interconnections

Other keywords: Clos network; delay lines; multiblock serial connection; switching functionality; banyan-type networks; fibre memory; time-multiplexed operation; fibre-switch block; multistage interconnection network emulation; multistage sorting networks

Subjects: Optical storage and retrieval; Optical storage and retrieval; Optical switches; Optical switches; Optical computers, logic elements, and interconnects

References

    1. 1)
    2. 2)
    3. 3)
      • 19. Goke, L.R., Lipovski, G.J.: ‘Banyan networks for partitioning multi-processing systems’. Proc. First Annual Computer Architecture Conf., New York, USA, December 1973, pp. 2128.
    4. 4)
    5. 5)
    6. 6)
      • 16. Benes, V.E.: ‘Mathematical theory of connecting network and telephone traffic’ (Academic press, 1965).
    7. 7)
    8. 8)
    9. 9)
    10. 10)
    11. 11)
      • 12. Batcher, K.E.: ‘Sorting networks and their applications’. Proc. AFIP Spring Joint Computer Conf., New York, USA, April–May 1968, pp. 307314.
    12. 12)
      • 1. Pippenger, N.: ‘Juggling networks’. Proc. Canada–France Conf. on Parallel and Distributed Computing, Montréal, Canada, May 1994, pp. 112.
    13. 13)
      • 9. Chang, C.-S., Chen, Y.-T., Cheng, J., et al: ‘Multistage constructions of linear compressors, non-overtaking delay lines, and flexible delay lines’. Proc. IEEE INFOCOM, Barcelona, Spain, April 2006, pp. 111.
    14. 14)
      • 10. Knuth, D.E.: ‘The art of computer programming, Volume 3: sorting and searching’ (Addison-Wesley, 1973).
    15. 15)
      • 14. Pratt, V.R.: ‘Shell sort and sorting networks’ (Garland Pub., New York, 1979).
    16. 16)
    17. 17)
    18. 18)
    19. 19)
      • 11. Robert Li, S.-Y.: ‘Algebraic switching theory and broadband applications’ (Academic Press, 2001).
    20. 20)
      • 23. Li, S.-Y.R., Tan, X.J.: ‘Analog memory by recursive 2-stage switching’. Proc. IEEE ISIT, Seattle, USA, July 2006, pp. 27792883.
    21. 21)
      • 24. Ho, S.: ‘Applications of Algebra in Communication Engineering’, PhD Thesis, The Chinese University of Hong Kong, 2010.
    22. 22)
    23. 23)
    24. 24)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-com.2013.1122
Loading

Related content

content/journals/10.1049/iet-com.2013.1122
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading