Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Single-field programmable gate array simulator for geometric multiple-input multiple-output fading channel models

Single-field programmable gate array simulator for geometric multiple-input multiple-output fading channel models

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Communications — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The authors propose a compact and fast fading channel simulator for the baseband verification and prototyping of multiple-input multiple-output (MIMO) wireless communication systems. The simulator accurately and efficiently implements models of both single-bounce and multiple-bounce geometric propagation conditions. Fading samples are generated at a low rate, comparable to the Doppler frequency, and then interpolated to match the desired sample rate. Bit-true simulations verify the accuracy of the hardware simulator. As an example, when implemented on a Xilinx XC5VLX110 field-programmable gate array (FPGA), the 4×4 MIMO geometric fading channel simulator occupies only 6.6% of the configurable slices while generating more than 16×324 million samples per second. The geometric MIMO fading channel simulator is well suited for use in an FPGA-based error rate performance verification system.

References

    1. 1)
      • MIMO Channel Simulator, ARC SmartSim, 2007.
    2. 2)
      • J.G. Proakis . (1995) Digital communications.
    3. 3)
      • Kaltenberger, F., Steinbock, G., Humer, G., Zemen, T.: `Low-complexity geometry based MIMO channel emulation', European Conf. Antennas and Propagation, 2006, p. 1–8.
    4. 4)
      • GVA-290 Xilinx VirtexE Hardware Accelerator, GV Associates, Ramona, CA, USA, August 2009 [online]. Available at: http://www.gvassociates.com.
    5. 5)
      • Alimohammad, A., Fouladi Fard, S., Cockburn, B.F., Schlegel, C.: `A novel technique for efficient hardware simulation of spatiotemporally correlated MIMO fading channels', Proc. IEEE Int. Conf. Communications, 2008, p. 718–724.
    6. 6)
    7. 7)
    8. 8)
      • S. Sesia , I. Toufik , M. Baker . (2009) LTE, the UMTS long term evolution: from theory to practice.
    9. 9)
      • SR5500 Wireless Channel Emulator, Spirent Communications, Crawley, UK, 2006.
    10. 10)
    11. 11)
    12. 12)
      • H. Okuni , E. Kudoh , F. Adachi . Multipath fading simulator based on distributed scattering model. IEICE Trans. Commun. , 8 , 2422 - 2426
    13. 13)
      • Pätzold, M., Hogstad, B.O.: `A wideband MIMO channel model derived from the geometric elliptical scattering model', Proc. Int. Symp. Wireless Communication Systems, 2006, p. 138–143.
    14. 14)
      • Alimohammad, A., Fouladi Fard, S., Cockburn, B.F., Schlegel, C.: `A single-FPGA multipath MIMO fading channel simulator', Proc. IEEE Int. Symp. Circuits and Systems, Seattle, May 2008, Washington, USA, p. 308–311.
    15. 15)
    16. 16)
      • Syafei, W.A., Nagao, Y., Imashioya, R., Kurosaki, M., Sai, B., Ochi, H.: `Design of 600 Mbps MIMO wireless LAN system using GLST coding and its FPGA implementation', Proc. IEEE Radio and Wireless Symp., January 2009, p. 296–299.
    17. 17)
    18. 18)
      • Cui, M., Murata, H., Araki, K.: `Real-time MIMO received signal generator for spatial multiplexing systems', Proc. IEEE Int. Vehicular Technology Conf., 2004, p. 4345–4348.
    19. 19)
      • ACE 400NB MIMO Channel Emulator, Azimuth Systems Inc., Acton, MA, USA, 2006.
    20. 20)
    21. 21)
      • Liao, C.H., Wang, T.P., Chiueh, T.D.: `A novel low-complexity Rayleigh fader for real-time channel modeling', Proc. IEEE Int. Symp. Circuits and Systems, 2007, p. 2602–2605.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-com.2010.0162
Loading

Related content

content/journals/10.1049/iet-com.2010.0162
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address