Generation of hardware modules for run-time reconfigurable hybrid CPU/FPGA systems
Generation of hardware modules for run-time reconfigurable hybrid CPU/FPGA systems
- Author(s): M.L. Silva and J.C. Ferreira
- DOI: 10.1049/iet-cdt:20060056
For access to this article, please select a purchase option:
Buy article PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Thank you
Your recommendation has been sent to your librarian.
- Author(s): M.L. Silva 1 and J.C. Ferreira 1
-
-
View affiliations
-
Affiliations:
1: Faculdade de Engenharia, Universidadae do Porto, Porto, Portugal
-
Affiliations:
1: Faculdade de Engenharia, Universidadae do Porto, Porto, Portugal
- Source:
Volume 1, Issue 5,
September 2007,
p.
461 – 471
DOI: 10.1049/iet-cdt:20060056 , Print ISSN 1751-8601, Online ISSN 1751-861X
A tool called B
Inspec keywords: program compilers; logic CAD; field programmable gate arrays
Other keywords:
Subjects: Logic and switching circuits; Electronic engineering computing; Logic circuits; Digital circuit design, modelling and testing; Compilers, interpreters and other processors; Computer-aided circuit analysis and design; Computer-aided logic design
References
-
-
1)
- S.A. Guccione , D. Levi , J. Schewel . (1998) XBI: a Java-based interface to FPGA hardware, Configurable computing: technology and applications’ ‘Proceedings of SPIE.
-
2)
- B. Blodget , C. Bobda , M. Hübner , A. Niyonkuru , J. Becker , M. Platzner , S. Vernalde . (2004) Partial and dynamically reconfiguration of Xilinx Virtex-II FPGAs, Field programmable logic and applications (Proc. FPL'04).
-
3)
- Hübner, M., Schuck, C., Kühnle, M., Becker, J.: `New 2-dimensional partial dynamic reconfiguration techniques for real-time adaptive microelectronic circuits', Proc. IEEE Comput. Soc. Annu. Symp. Emerg. VLSI Technol. Archit. (ISVLSI'06), 2006, IEEE Computer Society, Los Alamitos, CA, USA, p. 97–102.
-
4)
- E.L. Horta , J.W. Lockwood , J. Becker , M. Platzner , S. Vernalde . (2004) Automated method to generate bitstream intellectual property cores for Virtex FPGAs, Field programmable logic and applications (Proc. FPL'04)’ ‘Lecture Notes in Computer Science.
-
5)
- M. Dyer , C. Plessl , M. Platzner , M. Glesner , P. Zipf , M. Renovell . (2002) Partially reconfigurable cores for Xilinx Virtex’ in, Field-programmable logic and applications, (Proc. FPL'02)’ ‘Lecture Notes in Computer Science.
-
6)
- Xilinx:Embedded Development Kit Documentation.
-
7)
- Hübner, M., Becker, T., Becker, J.: `Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration', Proc. 17th Symp. on Integr. Circuits and Syst. Design, 2004, ACM Press, p. 28–32.
-
8)
- Raghavan, A.K., Sutton, P.: `JPG – a partial bitstream generation tool to support partial reconfiguration in Virtex FPGAs', Proc. 16th Int. Parallel and Distributed Processing Symp., IEEE Computer Society, 2002, Washington, DC, USA, p. 192.
-
9)
- Ihmor, S., Hardt, W.: `Runtime reconfigurable interfaces – the RTR-IFB approach', Proc. 18th Int. Parallel and Distributed Processing Symp., 2004, IEEE Computer Society, p. 136a.
-
10)
- Ullmann, M., Hübner, M., Grimm, B., Becker, J.: `An FPGA run-time system for dynamical on-demand reconfiguration', Proc. 18th Int. Parallel and Distributed Processing Symp., 2004, IEEE Computer Society, p. 135a.
-
11)
- Xilinx: Development System Reference Guide, 2005.
-
12)
- Carvalho, E., Calazans, N., Brião, E., Moraes, F.: `PaDReH: a framework for the design and implementation of dynamically and partially reconfigurable systems', Proc. 17th Symp. Integr. Circuits and Syst. Design, 2004, ACM Press, p. 10–15.
-
13)
- S.A. Guccione , D. Levi , J. Schewel , P.M. Athanas , S.A. Guccione , S. Ludwig , J.T. McHenry . (1999) Design advantages of run-time reconfiguration, Reconfigurable technology: FPGAs for computing and applications.
-
14)
- S. Kirkpatrick , C.D. Gelatt , M.P. Vecchi . Optimization by simulated annealing. Science , 4598 , 671 - 680
-
15)
- Xilinx: Integrated Synthesis Environment.
-
16)
- Toscher, S., Kasper, R., Reinemann, T.: `Dynamic reconfiguration of mechatronic real-time systems based on configuration state machines', Proc. 19th Int. Parallel and Distributed Processing Symp., 2005, IEEE Computer Society, p. 172b.
-
17)
- Xilinx: Virtex-II Pro Platform FPGA Handbook, 2002.
-
18)
- Kalte, H., Porrmann, M.: `REPLICA2Pro: task relocation by bitstream manipulation in Virtex-II/Pro FPGAs', Proc. 3rd Conf. Comput. Frontiers (CF'06), 2006, New York, NY, USA, ACM Press, p. 403–412.
-
19)
- Krasteva, Y.E., Jimeno, A.B., de la Torre, E., Riesgo, T.: `Straight method for reallocation of complex cores by dynamic reconfiguration in Virtex II FPGAs', Proc. 16th IEEE Int. Workshop Rapid Syst. Prototyp. (RSP'05), IEEE Computer Society, 2005, Los Alamitos, CA, USA, p. 77–83.
-
20)
- M. Wirthlin , B. Hutchings . Improving functional density using run-time circuit reconfiguration. IEEE Trans. Very Large Scale Integr. Syst. , 2 , 247 - 256
-
21)
- M. Silva , J.C. Ferreira . Support for partial run-time reconfiguration of platform FPGAs. J. Syst. Archit. , 12 , 709 - 726
-
22)
- Silva, M.L., Ferreira, J.C.: `Generation of hardware modules for run-time reconfigurable hybrid CPU/FPGA systems', XX Conf. Design of Circuits and Integrated Systems (DCIS'05), 2005, Lisbon, Portugal, p. 169.
-
23)
- Xilinx: ‘Two flows for partial reconfiguration: module base or small bit manipulations’. Application note 290, 2004.
-
24)
- T. Marescaux , A. Bartic , D. Verkest , S. Vernalde , R. Lauwereins , M. Glesner , P. Zipf , M. Renovell . (2002) Interconnection networks enable fine-grain dynamic multi-tasking on FPGAs, Field-programmable logic and applications, (Proc. FPL'02)’, ‘Lecture Notes in Computer Science.
-
25)
- Horta, E.L., Lockwood, J.W., Taylor, D.E., Parlour, D.: `Dynamic hardware plugins in an FPGA with partial run-time reconfiguration', Proc. 39th Design Automation Conf., 2002, p. 343–348.
-
1)