This study proposes an efficient very large scale integration (VLSI) architecture for quadruple throughput fixed point multiply accumulate circuit (MAC). The proposed n × n bits MAC is used to perform one n × n bits or two n × (n/2) bits or four (n/2) × (n/2) bits MAC operations in parallel. The objective of the proposed MAC is to improve throughput of the existing MAC designs. The proposed and existing designs are implemented by 45 nm CMOS TSMC library and the results show that the proposed architecture achieves better improvement in throughput than existing designs. For example, the proposed 32 × 32 bits MAC architecture achieves 60.4% of improvement in throughput over existing array multiplier-based double throughput MAC.

References

1. 1)
  - 5. Basiri M., M.A., Mahammad Sk, N.: ‘An efficient hardware based higher radix floating point MAC design’, ACM Trans. Design Autom. Electronic Syst. (TODAES), 2014, 20, (1), pp. 15:1–15:25.
2. 2)
  - 13. Basiri M., M.A., Mahammad Sk, N.: ‘Memory based multiplier design in custom and FPGA implementation’. Int. Symp. on Advances in Intelligent Systems and Computing, September 2014, vol. 320, pp. 253–265.
3. 3)
  - 20. Eftaxiopoulos, N., Zervakis, G., Pekmestzi, K., et al: ‘High performance MAC designs’. IEEE Int. Design and Test Symp., December 2014, pp. 30–35.
4. 4)
  - 10. Sjalander, M., Larsson-Edefors, P.: ‘Multiplication acceleration through twin precision’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2009, 17, (9), pp. 1233–1246.
5. 5)
  - 3. Basiri, M.M.A., Mahammad, S.k.N.: ‘An efficient VLSI architecture for discrete Hadamard transform’. IEEE Int. VLSI Design Conf., January 2016, pp. 140–145.
6. 6)
  - 8. Basiri M., M.A., Mahammad Sk, N.: ‘An efficient hardware based MAC design in digital filters with complex numbers’. IEEE Int. Conf. on Signal Processing and Integrated Networks (SPIN), February 2014, pp. 475–480.
7. 7)
  - 21. Garland, J., Gregg, D.: ‘Low complexity multiply accumulate unit for weight-sharing convolutional neural networks’, IEEE Comput. Archit. Lett., 2017, (in press).
8. 8)
  - 1. Basiri, M.M.A., Mahammad, S.k.N.: ‘Configurable folded IIR filter design’, IEEE Trans. Circuits Syst. II Express Briefs, 2015, 62, (12), pp. 1144–1148.
9. 9)
  - 16. Luo, Y., Zhang, Z., Huang, X., et al: ‘Architecture and implementation of a vector MAC unit for complex number’. IEEE Int. Conf. on Communications and Networking in China (CHINACOM), August 2014, pp. 589–594.
10. 10)
  - 25. Sah, C.-T.: ‘Fundamentals of solid state electronics’ (World Scientific Publishing, 1994), pp. 575–585.
11. 11)
  - 17. Gierenz, V., Panis, C., Nurmi, J.: ‘Parameterized MAC unit generation for a scalable embedded DSP core’, J. Microprocess. Microsyst., 2010, 34, pp. 138–150.
12. 12)
  - 18. Zicari, P., Perri, S., Corsonello, P., et al: ‘An optimized adder accumulator for high speed MACs’. IEEE Int. Conf. on ASIC, October 2005, vol. 2, pp. 757–760.
13. 13)
  - 11. Basiri, M.M.A., Nayak, S.C., Mahammad, S.k.N.: ‘Multiplication acceleration through quarter precision Wallace tree multiplier’. IEEE Int. Conf. on Signal Processing and Integrated Networks (SPIN), February 2014, pp. 502–505.
14. 14)
  - 4. Basiri, M.M.A., Mahammad, S.k.N.: ‘An efficient VLSI architecture for lifting based 1D/2D discrete wavelet transform’, Microprocess. Microsyst., 2016, 47, (B), pp. 404–418.
15. 15)
  - 19. Abdelgawad, A.: ‘Low power multiply accumulate unit (MAC) for future wireless sensor networks’. IEEE Sensors Applications Symp. (SAS), February 2013, pp. 129–132.
16. 16)
  - 22. Hamacher, C., Vranesic, Z., Zaky, S., et al: ‘Computer organization and embedded systems’ (The McGraw Hill Publications, 2012, 6th edn.), pp. 336–421.
17. 17)
  - 14. Hoang, T.T., Sjalander, M., Larsson-Edefors, P.: ‘A high-speed, energy-efficient two-cycle multiply-accumulate (MAC) architecture and its application to a double-throughput MAC unit’, IEEE Trans. Circuits Syst. I, 2010, 52, (12), pp. 3073–3081.
18. 18)
  - 6. Elguibaly, F.: ‘A fast parallel multiplier accumulator using the modified Booth algorithm’, IEEE Trans. Circuits Syst. II, 2000, 27, (9), pp. 902–908.
19. 19)
  - 15. Danysh, A., Tan, D.: ‘Architecture and implementation of a vector/SIMD multiply-accumulate unit’, IEEE Trans. Comput., 2005, 54, (3), pp. 284–293.
20. 20)
  - 24. Gonzalez, R., Gordon, B.M., Horowitz, M.A.: ‘Supply and threshold voltage scaling for low power CMOS’, IEEE J. Solid State Circuits, 1997, 32, (8), pp. 1210–1216.
21. 21)
  - 12. Wallace, C.S.: ‘A suggestion for a fast multiplier’, IEEE Trans. Electron. Comput., 1964, EC-13, (1), pp. 14–17.
22. 22)
  - 23. Casseau, E., Le Gal, B.: ‘Design of multi-mode application-specific cores based on high-level synthesis’, Integr. VLSI J., 2012, 45, pp. 9–21.
23. 23)
  - 7. Seo, Y.-H., Kim, D.W.: ‘A new VLSI architecture of parallel multiplier-accumulator based on radix-2 modified booth algorithm’, IEEE Trans. VLSI Syst., 2010, 18, (2), pp. 201–208.
24. 24)
  - 9. Texas Instruments: ‘Circular buffering on TMS320C6000’. Application Report, 2001.
25. 25)
  - 2. Basiri, M.M.A., Mahammad, S.k.N.: ‘Multimode parallel and folded VLSI architectures for 1D-fast Fourier transform’, Integr. VLSI J., 2016, 55, pp. 43–66.

Quadruple throughput fixed point quarter precision multiply accumulate circuit design

References

Related content