Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free High performance and energy efficient single-precision and double-precision merged floating-point adder on FPGA

A high performance and energy efficient single-precision and double-precision merged floating-point adder based on the two-path FP addition algorithm designed and implemented on field programmable gate array (FPGA) is presented. With a fully pipelined architecture, the proposed adder can accomplish one double-precision addition or two parallel single-precision additions in six clock cycles. The proposed architecture is designed based on the double-precision adder and each major component is segmented to support dual single-precision operations. In addition, all the components of the proposed adder are optimised for mapping on FPGA. The proposed architecture is implemented on both Altera Stratix-III and Xilinx Virtex-5 devices and it has a faster clock frequency when compared with the double-precision intellectual property (IP) core adder provided by the FPGA vendors. Since the dual single-precision operations support, the proposed adder has higher throughput compared with the single-precision IP core adder. In addition, the proposed adder has better energy efficiency compared with both single-precision and double-precision IP core adder. The implementation results of the proposed adder on the latest Altera Arria-10 and Xilinx Virtex-7 devices are provided. A direct implementation of the proposed architecture on STM-90 nm technology ASIC platform is also performed.

References

    1. 1)
      • 24. Schmookler, M.S., Nowka, K.J.: ‘Leading zero anticipation and detection-a comparison of methods’. Proc. 15th IEEE Symp. on Computer Arithmetic, 2001, pp. 712.
    2. 2)
      • 22. Floating-Point Megafunctions User Guide, UG-01058-7 ed., Altera, November 2013.
    3. 3)
      • 1. ‘IEEE Standard for Floating-Point Arithmetic’. IEEE Std 754-2008, August 2008, pp. 170.
    4. 4)
      • 13. Isseven, A., Akkas, A.: ‘A dual-mode quadruple precision floating-point divider’. 40th Asilomar Conf. on Signals, Systems and Computers, 2006. ACSSC ‘06, October 2006, pp. 16971701.
    5. 5)
      • 4. Nielsen, A.M., Matula, D.W., Lyu, C.N., et al: ‘An IEEE compliant floating-point adder that conforms with the pipeline packet-forwarding paradigm’, IEEE Trans. Comput., 2000, 49, (1), pp. 3347.
    6. 6)
      • 9. Farmwald, P.M.: ‘On the design of high performance digital arithmetic units’. Ph.D. dissertation, Stanford University, CA, USA, 1981.
    7. 7)
      • 12. Jaiswal, M.K., So, H.K.H.: ‘Dual-mode double precision/two-parallel single precision floating point multiplier architecture’. 2015 IFIP/IEEE Int. Conf. on Very Large Scale Integration (VLSI-SoC), October 2015, pp. 213218.
    8. 8)
      • 11. Akka, A., Schulte, M.J.: ‘Dual-mode floating-point multiplier architectures with parallel operations’, J. Syst. Archit., 2006, 52, (10), pp. 549562. [Online]. Available at: http://www.sciencedirect.com/science/article/pii/S1383762106000361.
    9. 9)
      • 23. Bruguera, J.D., Lang, T.: ‘Rounding in floating-point addition using a compound adder’. Tech. Rep., University of Santiago de Compostela, July 2000.
    10. 10)
      • 26. Berkeley TestFloat’. Available at http://www.jhauser.us/arithmetic/TestFloat.html.
    11. 11)
      • 6. Suzuki, H., Morinaka, H., Makino, H., et al: ‘Leading-zero anticipatory logic for high-speed floating point addition’, IEEE J. Solid-State Circuits, 1996, 31, (8), pp. 11571164.
    12. 12)
      • 3. Beaumont-Smith Burgess, A.N., Lefrere, S., et al: ‘Reduced latency IEEE floating-point standard adder architectures’. Proc. 14th IEEE Symp. on Computer Arithmetic 1999, 1999, pp. 3542.
    13. 13)
      • 7. Oberman, S.F., Al-Twaijry Flynn, H.M.J.: ‘The SNAP project: design of floating point arithmetic units’. Proc. 13th IEEE Symp. on Computer Arithmetic, July 1997, pp. 156165.
    14. 14)
      • 2. Oberman, S.F., Flynn, M.J.: ‘Design issues in division and other floating-point operations’, IEEE Trans. Comput., 1997, 46, (2), pp. 154161.
    15. 15)
      • 5. Seidel, P.M., Even, G.: ‘Delay-optimized implementation of IEEE floating-point addition’, IEEE Trans. Comput., 2004, 53, (2), pp. 97113.
    16. 16)
      • 16. Huang, L., Shen, L., Dai, K., et al: ‘A new architecture for multiple-precision floating-point multiply-add fused unit design’. 18th IEEE Symp. on Computer Arithmetic, 2007 (ARITH ’07), June 2007, pp. 6976.
    17. 17)
      • 20. Virtex-5 FPGA User Guide, UG190(v5.4) ed., Xilinx, March 2012.
    18. 18)
      • 19. Loi, K.C.C., Ko, S.B.: ‘Scalable elliptic curve cryptosystem FPGA processor for NIST prime curves’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2015, 23, (11), pp. 27532756.
    19. 19)
      • 17. Buttari, A., Dongarra, J., Langou, J., et al: ‘Mixed precision iterative refinement techniques for the solution of dense linear systems’, Int. J. High Perform. Comput. Appl., 2007, 21, (4), pp. 457466[Online]. Available at: http://dx.doi.org/10.1177/1094342007084026.
    20. 20)
      • 18. Smith, M.C., Vetter, J.S., Liang, X.: ‘Accelerating scientific applications with the SRC-6 reconfigurable computer: methodologies and analysis’. Proc. 19th IEEE Int. Parallel and Distributed Processing Symp., 2005, April 2005, p. 157b.
    21. 21)
      • 10. Tan, D., Lemonds, C.E., Schulte, M.J.: ‘Low-power multiple-precision iterative floating-point multiplier with SIMD support’, IEEE Trans. Comput., 2009, 58, (2), pp. 175187.
    22. 22)
      • 25. XST User Guide for Virtex-4, Virtex-5, Spartan-3, and Newer CPLD Devices, UG627(v14.5) ed., Xilinx, March 2013.
    23. 23)
      • 21. LogiCORE IP Floating-Point Operator v5.0 Product Specification, DS335 ed., Xilinx, March 2011.
    24. 24)
      • 14. Jaiswal, M.K., Cheung, R.C.C., Balakrishnan, M., et al: ‘Unified architecture for double/two-parallel single precision floating point adder’, IEEE Trans. Circuits Syst. II, Express Briefs, 2014, 61, (7), pp. 521525.
    25. 25)
      • 15. Akka, A.: ‘Dual-mode floating-point adder architectures’, J. Syst. Archit., 2008, 54, (12), pp. 11291142, [Online]. Available at: http://www.sciencedirect.com/science/article/pii/S1383762108000908.
    26. 26)
      • 8. Quach, N.T., Flynn, M.J.: ‘An improved algorithm for high-speed floating-point addition’. Tech. Rep. CSL-TR-90-442, Stanford University, 1990.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2016.0200
Loading

Related content

content/journals/10.1049/iet-cdt.2016.0200
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address