Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Efficient and scalable cross-by-pass-mesh topology for networks-on-chip

This study presents an efficient and scalable networks-on-chip (NoC) topology termed as cross-by-pass-mesh (CBP-Mesh). The proposed architecture is derived from the traditional mesh topology by addition of cross-by-pass links in the network. The design and impact of adding cross-by-pass links on the topology is analysed in detail with the help of synthetic, hotspot as well as embedded traffic traces. The advantages of proposed CBP-Mesh as compared with its competitor topologies include reduction in the network diameter, increase in bisection bandwidth, reduction in average numbers of hops, improvement in symmetry and regularity of the network. The synthetic traffic traces and some real embedded system workloads are applied on the proposed CBP-Mesh and its competitor two-dimensional-based NoC topologies. The comparison of analytical results in terms of performance and costs for different network dimensions indicate that the proposed CBP-Mesh offers short latency, high throughput and good scalability at small increase in power and energy.

References

    1. 1)
      • 13. Arora, L.K.: ‘C 2 Mesh’, 2012, pp. 282286.
    2. 2)
      • 2. Sehgal, V.K., Chauhan, D.S.: ‘State observer controller design for packets flow control in networks-on-chip’, J. Supercomput., 2010, 54, (3), pp. 298329.
    3. 3)
      • 21. Tran, A., Baas, B.: ‘NoCTweak: a highly parameterizable simulator for early exploration of performance and energy of networks on-chip’, 2012.
    4. 4)
      • 15. Ouyang, Y., Zhu, B., Liang, H., et al: ‘Networks on chip based on diagonal interlinked mesh topology structure’, Comput. Eng., 2009.
    5. 5)
      • 11. Ya-gang, W., Hui-min, D.U., Xu-bang, S.: ‘Topological properties and routing algorithm for semi-diagonal torus networks’, 2011, 18, (October), pp. 6470.
    6. 6)
      • 4. Pomante, L.: ‘HW/SW co-design of dedicated heterogeneous parallel systems: an extended design space exploration approach’, IET Comput. Digit. Tech., 2013, 7, (6), pp. 246254.
    7. 7)
      • 9. Kim, J., Balfour, J., Dally, W.J.: ‘Flattened butterfly topology for on-chip networks’.
    8. 8)
      • 17. Via, O., Insertion, L.L.: ‘“It’ s a small world after all”: NoC performance’, 2006, 14, (7), pp. 693706.
    9. 9)
      • 18. Sanju, V., Chiplunkar, N., Khalid, M., et al: ‘A performance study of 2D mesh & torus for network on chip based system’, 2013, pp. 04.
    10. 10)
      • 16. Swaminathan, K., Lakshminarayanan, G., Ko, S.: ‘A novel hybrid topology for network on chip’, 2014, pp. 16.
    11. 11)
      • 5. Morgan, A.a., El-Kharashi, M.W., Elmiligi, H., et al: ‘Unified multi-objective mapping and architecture customisation of networks-on-chip’, IET Comput. Digit. Tech., 2013, 7, (6), pp. 282293.
    12. 12)
      • 14. Gulzari, U.A., Anjum, S., Agha, S.: ‘Cross by pass-mesh architecture for on-chip communication’. Proc. – IEEE 9th Int. Symp. Embedded Multicore/Manycore SoCs, MCSoC 2015, 2015, pp. 267274.
    13. 13)
      • 20. Grecu, C., Ivanov, A., Pande, P., et al: ‘Towards open network-on-chip benchmarks’. Proc. Int. Symp. Networks-on-Chips, NOCS, 2007.
    14. 14)
      • 1. Zarandi, H.R.: ‘A fault-tolerant core mapping technique in networks-on-chip’, 2013, 7, (August), pp. 238245.
    15. 15)
      • 6. Ju, X., Yang, L.: ‘Performance analysis and comparison of 2 × 4 network on chip topology’, Microprocess. Microsyst., 2012, 36, (6), pp. 505509.
    16. 16)
      • 3. Khawaja, S.G., Mushtaq, M.H., Khan, S.A., et al: ‘Designing area optimized application-specific network-on-chip architectures while providing hard QoS guarantees’, PLoS One, 2015, 10, (4), pp. 117.
    17. 17)
      • 10. Anjum, S., Chen, J., Yue, P., et al: ‘Delay optimized architecture for on-chip communication’, 2009, 7, (2), pp. 104109.
    18. 18)
      • 12. Hu, W., Lee, S.E., Bagherzadeh, N.: ‘DMesh: a diagonally-linked mesh network-on-chip architecture.’.
    19. 19)
      • 7. Catania, V., Mineo, A., Monteleone, S., et al: ‘Energy efficient transceiver in wireless network on chip architectures’. Proc. DATE ‘16, 2016, pp. 13211326.
    20. 20)
      • 19. Elmiligi, H., Morgan, A., El-Kharashi, M.: ‘Power optimization for application-specific networks-on-chips: a topology-based approach’, Microprocessors, 2009.
    21. 21)
      • 8. Balfour, J., Dally, W.J.: ‘Design tradeoffs for tiled CMP on-chip networks’. Proc. 20th Annual Int. Conf. Supercomputing ICS 06, 2006, vol. 28, no. 1, p. 187.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2016.0184
Loading

Related content

content/journals/10.1049/iet-cdt.2016.0184
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address