http://iet.metastore.ingenta.com
1887

Two-phase colour-aware multicore real-time scheduler

Two-phase colour-aware multicore real-time scheduler

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A two-phase colour-aware real-time scheduler to reduce the contention caused by the cache coherence protocol due to accesses to shared cache partitions in a multicore processor is proposed. The first phase is a colour-aware task partitioning (CAP) algorithm that assigns tasks that share colours to a common processor whenever possible. The second phase is a dynamic colour-aware scheduler that detects cache coherence activities at run-time, preventing the execution of tasks that interfere with each other and thus reducing the contention caused by the cache coherence protocol. The authors compare the proposed scheduler with a CAP without run-time optimisation and with the best-fit decreasing heuristic in terms of deadline misses and tardiness of several task sets using a real-time operating system and a modern 8-core processor. The results indicate that the proposed scheduler improves deadline tardiness and provides hard real-time guarantees by combining cache and task partitioning with scheduling optimisations.

References

    1. 1)
      • G. Gracioli , A.A. Fröhlich .
        1. Gracioli, G., Fröhlich, A.A.: ‘CAP: color-aware task partitioning for multicore real-time applications’. Proc. of 19th ETFA, September 2014, pp. 18.
        . Proc. of 19th ETFA , 1 - 8
    2. 2)
      • R. Mancuso , R. Dudko , E. Betti .
        2. Mancuso, R., Dudko, R., Betti, E., et al: ‘Real-time cache management framework for multi-core architectures’. Proc. of the 19th IEEE RTAS, 2013, pp. 4554.
        . Proc. of the 19th IEEE RTAS , 45 - 54
    3. 3)
      • H. Kim , A. Kandhalu , R. Rajkumar .
        3. Kim, H., Kandhalu, A., Rajkumar, R.: ‘A coordinated approach for practical OS-level cache management in multi-core real-time systems’. Proc. of the 25th ECRTS, 2013, pp. 8089.
        . Proc. of the 25th ECRTS , 80 - 89
    4. 4)
      • C. Kenna , J. Herman , B. Ward .
        4. Kenna, C., Herman, J., Ward, B., et al: ‘Making shared caches more predictable on multicore platforms’. Proc. of the 25th ECRTS, 2013, pp. 157167.
        . Proc. of the 25th ECRTS , 157 - 167
    5. 5)
      • J. Liedtke , H. Haertig , M. Hohmuth .
        5. Liedtke, J., Haertig, H., Hohmuth, M.: ‘Os-controlled cache predictability for real-time systems’. Proc. of the 3rd RTAS, 1997, pp. 213224.
        . Proc. of the 3rd RTAS , 213 - 224
    6. 6)
      • G. Gracioli , A.A. Fröhlich .
        6. Gracioli, G., Fröhlich, A.A.: ‘An experimental evaluation of the cache partitioning impact on multicore real-time schedulers’. Proc. of the 19th RTCSA, August 2013, pp. 7281.
        . Proc. of the 19th RTCSA , 72 - 81
    7. 7)
      • G. Gracioli , A.A. Fröhlich , R. Pellizzoni .
        7. Gracioli, G., Fröhlich, A.A., Pellizzoni, R., et al: ‘Implementation and evaluation of global and partitioned scheduling in a real-time OS’, Real-Time Syst., 2013, 49, (6), pp. 669714.
        . Real-Time Syst. , 6 , 669 - 714
    8. 8)
      • A. Bastoni , B.B. Brandenburg , J.H. Anderson .
        8. Bastoni, A., Brandenburg, B.B., Anderson, J.H.: ‘An empirical comparison of global, partitioned, and clustered multiprocessor edf schedulers’. Proc. of the 31st RTSS, 2010, pp. 1424.
        . Proc. of the 31st RTSS , 14 - 24
    9. 9)
      • J. Liu . (2000)
        9. Liu, J.: ‘Real-time systems’ (Prentice Hall PTR, Upper Saddle River, NJ, USA, 2000, 1st edn.).
        .
    10. 10)
      • D. Claraz , S. Kuntz , U. Margull .
        10. Claraz, D., Kuntz, S., Margull, U., et al: ‘Deterministic execution sequence in component based multi-contributor powertrain control systems’. Embedded Real Time Software and Systems Conf. (ERTS), 2012, pp. 17.
        . Embedded Real Time Software and Systems Conf. (ERTS) , 1 - 7
    11. 11)
      • D.D. Niz , L. Wrage , N. Storer .
        11. Niz, D.D., Wrage, L., Storer, N., et al: ‘On resource overbooking in an unmanned aerial vehicle’. Proc. of the 2012 IEEE/ACM Third Int. Conf. on Cyber-Physical Systems, ICCPS ‘12, Washington, DC, USA, 2012, pp. 97106.
        . Proc. of the 2012 IEEE/ACM Third Int. Conf. on Cyber-Physical Systems, ICCPS ‘12 , 97 - 106
    12. 12)
      • S. Kramer , D. Ziegenbein , A. Hamann .
        12. Kramer, S., Ziegenbein, D., Hamann, A.: ‘Real world automotive benchmarks for free’. 6th Int. Workshop on Analysis Tools and Methodologies for Embedded and Realtime Systems (WATERS), 2015.
        . 6th Int. Workshop on Analysis Tools and Methodologies for Embedded and Realtime Systems (WATERS)
    13. 13)
      • C. Lindsay .
        13. Lindsay, C.: ‘LWFG: A cache-aware multi-core real-time scheduling algorithm’. Master's thesis, Virginia Polytechnic Institute and State University, 2012.
        .
    14. 14)
      • A. Wolfe .
        14. Wolfe, A.: ‘Software-based cache partitioning for real-time applications’, J. Comput. Sofw. Eng., 1994, 2, (3), pp. 315327.
        . J. Comput. Sofw. Eng. , 3 , 315 - 327
    15. 15)
      • X. Vera , B. Lisper , J. Xue .
        15. Vera, X., Lisper, B., Xue, J.: ‘Data cache locking for higher program predictability’, SIGMETRICS Perform. Eval. Rev., 2003, 31, (1), pp. 272282.
        . SIGMETRICS Perform. Eval. Rev. , 1 , 272 - 282
    16. 16)
      • J.M. Calandrino , J.H. Anderson .
        16. Calandrino, J.M., Anderson, J.H.: ‘On the design and implementation of a cacheaware multicore real-time scheduler’. Proc. of the ECRTS ‘09, 2009, pp. 194204.
        . Proc. of the ECRTS ‘09 , 194 - 204
    17. 17)
      • N. Guan , M. Stigge , W. Yi .
        17. Guan, N., Stigge, M., Yi, W., et al: ‘Cache-aware scheduling and analysis for multicores’. Proc. of the EMSOFT, 2009, pp. 245254.
        . Proc. of the EMSOFT , 245 - 254
    18. 18)
      • 18. EPOS. Website, July 2016.
        .
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2016.0114
Loading

Related content

content/journals/10.1049/iet-cdt.2016.0114
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address