Application-specific customisation of micro-processor architectures has been widely accepted as an effective way to improve the efficiency of processor-based designs. In this work, the authors propose a new processor customisation method based on fixed-point word-length optimisation. Accuracy-aware word-length optimisation (WLO) of fixed-point circuits is an active research area with a large body of literature. For the first time, this work introduces a method to combine the WLO with the processor customisation. The data type word-lengths, the size of register-files and the architecture of the functional units are the main target objectives to be optimised. Accuracy requirements, defined as the worst-case error bound, is the key consideration that must be met by any solution. A custom processor design environment, called PolyCuSP, is used to realise the processor architecture based on the solution found in the proposed optimisation algorithm. The results achieved by evaluating five benchmark show that this method can reduce the number of necessary LUTs and flip-flops by an average of 11.9% and 5.1%, respectively. The latency is also improved by an average of 33.4%. Moreover, the method was further examined through a case study on a JPEG decoder. The results suggest 16.2% and 56.2% reduction in area consumption and latency, respectively.

References

1. 1)
  - 18. Vakili, S., Langlois, J.M.P., Bois, G.: ‘Customised soft processor design: a compromise between architecture description languages and parameterisable processors’, IET Comput. Digit. Tech., 2013, 7, (3), pp. 122–131 (doi: 10.1049/iet-cdt.2012.0088).
2. 2)
  - 17. Yiannacouras, P., Steffan, J.G., Rose, J.: ‘Application-specific customization of soft processor microarchitecture’. Proc. ACM/SIGDA Symp. Field Programmable Gate Arrays, February 2006, pp. 201–210.
3. 3)
  - 7. Fang, C.F., Rutenbar, R.A., Chen, T.: ‘Fast, accurate static analysis for fixed-point finite-precision effects in DSP designs’. IEEE/ACM Conf. Computer-Aided Design (ICCAD'03), 2003, pp. 275–282.
4. 4)
  - 13. Anderson, I.D.L., Khalid, M.A.S.: ‘SC Build: a computer-aided design tool for design space exploration of embedded central processing unit cores for field-programmable gate arrays’, IET Comput. Digit. Tech., 2009, 3, (1), pp. 24–32 (doi: 10.1049/iet-cdt:20070120).
5. 5)
  - 8. Lee, D.U., Gaffar, A.A., Cheung, R.C.C., Mencer, O., Luk, W., Constantinides, G.A.: ‘Accuracy-guaranteed bit-width optimization’, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 2006, 25, (10), pp. 1990–2000 (doi: 10.1109/TCAD.2006.873887).
6. 6)
  - 23. Menard, D., Herve, N., Sentieys, O., Nguyen, H.N.: ‘High-Level synthesis under fixed-point accuracy constraint’, J. Electr. Comput. Eng., 2012, pp. 14.
7. 7)
  - 27. Parhi, K.: ‘VLSI digital signal processing systems’ (Wiley, New Yerk, 1999).
8. 8)
  - 21. Constantinides, G.A., Cheung, P.Y.K., Luk, W.: ‘Optimum and heuristic synthesis of multiple word-length architectures’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2005, 13, (1), pp. 39–57 (doi: 10.1109/TVLSI.2004.840398).
9. 9)
  - 15. Chattopadhyay, A., Meyr, H., Leupers, R.: ‘LISA: A uniform ADL for embedded processor modelling, implementation and software toolsuite generation’, in Mishra, P., Dutt, N. (Eds.): ‘Processor description languages’ (Morgan Kaufmann, 2008), pp. 95–130.
10. 10)
  - 11. Constantinides, G.A., Woeginger, G.J.: ‘The complexity of multiple wordlength assignment’, Appl. Math. Lett., 2002, 15, (2), pp. 137–140 (doi: 10.1016/S0893-9659(01)00107-0).
11. 11)
  - 19. Moore, R.E., Bierbaum, F.: ‘Methods and applications of interval analysis’ (SIAM, Philadelphia, 1979).
12. 12)
  - 6. Wonyong, S., Ki-Il, K.: ‘Simulation-based word-length optimization method for fixed-point digital signal processing systems’, IEEE Trans. Signal Process., 1995, 43, (12), pp. 3087–3090 (doi: 10.1109/78.476465).
13. 13)
  - 12. Yang, J.-H., Kim, B.-W., Nam, S.-J., et al: ‘MetaCore: an application specific DSP development system’. Design Automation Conf., April 2000, pp. 800–803.
14. 14)
  - 28. https://code.google.com/p/picojpeg/, accessed March 2015.
15. 15)
  - 22. Le Gal, B., Casseau, E.: ‘Word-length aware DSP hardware design flow based on high-level synthesis’, J. Signal Process. Syst., 2011, 62, (3), pp. 341–357 (doi: 10.1007/s11265-010-0467-8).
16. 16)
  - 24. Sulaiman, N., Arslan, T.: ‘A multi-objective genetic algorithm for on-chip real-time optimisation of word length and power consumption in a pipelined FFT processor targeting a MC-CDMA receiver’. Proc. NASA/DoD Conf. on Evolvable Hardware, July 2005, pp. 154–159.
17. 17)
  - 20. Cong, J., Gururaj, K., Liu, B., et al: ‘Evaluation of static analysis techniques for fixed-point precision optimization’. IEEE Symp. on Field Programmable Custom Computing Machines, 2009, pp. 231–234.
18. 18)
  - 2. Yiannacouras, P., Steffan, J.G., Rose, J.: ‘Exploration and customization of FPGA-based soft processors’, IEEE Trans. Comput.-Aided Design Int. Circuits Syst., 2007, 26, (2), pp. 266–277 (doi: 10.1109/TCAD.2006.887921).
19. 19)
  - 26. Evans, B.L.: ‘Raster image processing on the TMS320C7X VLIW DSP’. Available: http://www.ece.utexas.edu/∼bevans/hp-dsp-seminar/07_C6xImage2/sld001.htm.
20. 20)
  - 16. Mishra, P., Kejariwal, A., Dutt, N.: ‘Synthesis-driven exploration of pipelined embedded processors’. Int. Conf. on VLSI Design, 2004, pp. 921–926.
21. 21)
  - 25. Vakili, S., Langlois, J.M.P., Bois, G.: ‘Finite-precision error modeling using affine arithmetic’. IEEE Int. Conf. on Acoustics, Speech and Signal Processing (ICASSP), May 2013, pp. 2591–2595.
22. 22)
  - 5. Yu, P., Radecka, K., Zilic, Z.: ‘An efficient method to perform range analysis for DSP circuits’. Int. Conf. on Electronics, Circuits, and Systems (ICECS), December 2010, pp. 855–858.
23. 23)
  - 10. Caffarena, G., Carreras, C., Lopez, J.A., Fernandez, A.: ‘SQNR estimation of fixed-point DSP algorithms’, EURASIP J. Adv. Signal Process, 2010, 2010, pp. 1–12 (doi: 10.1155/2010/171027).
24. 24)
  - 3. Mishra, P., Dutt, N.: ‘Architecture description languages for programmable embedded systems’, IEE Proc. Comput. Digit. Tech., 2005, 152, (3), pp. 285–297 (doi: 10.1049/ip-cdt:20045071).
25. 25)
  - 14. Itoh, M., Higaki, S., Sato, J., et al: ‘PEAS-III: an ASIP design environment’. Int. Conf. on Computer Design, 2000, pp. 430–436.
26. 26)
  - 1. Gonzalez, R.E.: ‘Xtensa: a configurable and extensible processor’, IEEE Micro, 2000, 20, (2), pp. 60–70 (doi: 10.1109/40.848473).
27. 27)
  - 9. Lopez, J.A., Carreras, C., Nieto-Taladriz, O.: ‘Improved interval-based characterization of fixed-point LTI systems with feedback loops’, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 2007, 26, (11), pp. 1923–1933 (doi: 10.1109/TCAD.2007.896306).

Accuracy-aware processor customisation for fixed-point arithmetic

References

Related content