http://iet.metastore.ingenta.com
1887

access icon openaccess Fighting stochastic variability in a D-type flip-flop with transistor-level reconfiguration

  • PDF
    553.3994140625Kb
  • HTML
    58.6669921875Kb
  • XML
    70.376953125Kb
Loading full text...

Full text loading...

/deliver/fulltext/iet-cdt/9/4/IET-CDT.2014.0146.html;jsessionid=628tfg845co27.x-iet-live-01?itemId=%2fcontent%2fjournals%2f10.1049%2fiet-cdt.2014.0146&mimeType=html&fmt=ahah

References

    1. 1)
    2. 2)
      • A. Asenov .
        2. Asenov, A.: ‘Variability in the next generation CMOS technologies and impact on design’. Proc. of the First Int. Conf. of CMOS Variability, 2007.
        . Proc. of the First Int. Conf. of CMOS Variability
    3. 3)
      • S. Borkar , T. Karnik , S. Narendra , J. Tschanz , A. Keshavarzi , V. De .
        3. Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., De, V.: ‘Parameter variations and impact on circuits and microarchitecture’. Proc. of the 40th Annual Design Automation Conf. (DAC), 2003, pp. 338342.
        . Proc. of the 40th Annual Design Automation Conf. (DAC) , 338 - 342
    4. 4)
    5. 5)
      • S. Ali , L. Ke , R. Wilcock , P. Wilson .
        5. Ali, S., Ke, L., Wilcock, R., Wilson, P.: ‘Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits’. Design Automation and Test in Europe (DATE), April 2009, pp. 712717.
        . Design Automation and Test in Europe (DATE) , 712 - 717
    6. 6)
      • R. Zheng , J. Suh , C. Xu , N. Hakim , B. Bakkaloglu , Y. Cao .
        6. Zheng, R., Suh, J., Xu, C., Hakim, N., Bakkaloglu, B., Cao, Y.: ‘Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability’. Design Automation Conf. (DAC), 2011.
        . Design Automation Conf. (DAC)
    7. 7)
      • B. Cheng , X. Wang , A.R. Brown , J.B. Kuang , S. Nassif , A. Asenov .
        7. Cheng, B., Wang, X., Brown, A.R., Kuang, J.B., Nassif, S., Asenov, A.: ‘Transistor and SRAM co-design considerations in a 14 nm SOI FinFET technology node’. Proc. of the Int. Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2012.
        . Proc. of the Int. Electron Devices Meeting (IEDM)
    8. 8)
    9. 9)
      • E. Takahashi , Y. Kasai , M. Murakawa , T. Higuchi .
        9. Takahashi, E., Kasai, Y., Murakawa, M., Higuchi, T.: ‘A post-silicon clock timing adjustment using genetic algorithms’. Symp. on VLSI Circuits, 2003, pp. 1316.
        . Symp. on VLSI Circuits , 13 - 16
    10. 10)
    11. 11)
      • E. Takahashi , M. Murakawa , Y. Kasai , T. Higuchi .
        11. Takahashi, E., Murakawa, M., Kasai, Y., Higuchi, T.: ‘Power dissipation reductions with genetic algortihms’. Proc. of the NASA/DOD Conf. on Evolvable Hardware, 2003, p. 111.
        . Proc. of the NASA/DOD Conf. on Evolvable Hardware , 111
    12. 12)
    13. 13)
      • J. Langeheine , M. Trefzer , D. Brüderle , K. Meier , J. Schemmel .
        13. Langeheine, J., Trefzer, M., Brüderle, D., Meier, K., Schemmel, J.: ‘On the evolution of analog electronic circuits using building blocks on a CMOS FPTA’. Proc. of the Genetic and Evolutionary Computation Conf. (GECCO), June 2004, pp. 13161327.
        . Proc. of the Genetic and Evolutionary Computation Conf. (GECCO) , 1316 - 1327
    14. 14)
      • A. Asenov .
        14. Asenov, A.: ‘Statistical nano CMOS variability and its impact on SRAM’. Extreme Statistics in Nanoscale Memory Design, 2010, pp. 1750.
        . Extreme Statistics in Nanoscale Memory Design , 17 - 50
    15. 15)
    16. 16)
    17. 17)
      • M.A. Trefzer , J.A. Walker , A.M. Tyrrell .
        17. Trefzer, M.A., Walker, J.A., Tyrrell, A.M.: ‘A programmable analog and digital array for bio-inspired electronic design optimization at nano-scale silicon technology nodes’. IEEE Asilomar Conf. on Signals, Systems, and Computers, Asilomar, CA, November 2011.
        . IEEE Asilomar Conf. on Signals, Systems, and Computers
    18. 18)
      • J. Langeheine , M. Trefzer , J. Schemmel , K. Meier .
        18. Langeheine, J., Trefzer, M., Schemmel, J., Meier, K.: ‘Intrinsic evolution of digital-to-analog converters using a CMOS FPTA chip’. Proc. of the NASA/DoD Conf. on Evolvable Hardware, June 2004, pp. 1825.
        . Proc. of the NASA/DoD Conf. on Evolvable Hardware , 18 - 25
    19. 19)
    20. 20)
    21. 21)
    22. 22)
      • V. Moroz .
        22. Moroz, V.: ‘Design for manufacturability: OPC and stress variations’. Proc. of the First Int. Conf. on CMOS Variability, 2007.
        . Proc. of the First Int. Conf. on CMOS Variability
    23. 23)
    24. 24)
      • T. Matsunawa , H. Nosato , H. Sakanashi .
        24. Matsunawa, T., Nosato, H., Sakanashi, H., et al: ‘Adaptive optical proximity correction using an optimization method’. Proc. of the Seventh IEEE Int. Conf. on Computer and Information Technology (CIT), 2007, pp. 853860.
        . Proc. of the Seventh IEEE Int. Conf. on Computer and Information Technology (CIT) , 853 - 860
    25. 25)
      • V. Kheterpal , V. Rovner , T.G. Hersan .
        25. Kheterpal, V., Rovner, V., Hersan, T.G., et al: ‘Design methodology for IC manufacturability based on regular logic-bricks’. Proc. of the 42nd Annual Design Automation Conf., 2005, pp. 353358.
        . Proc. of the 42nd Annual Design Automation Conf. , 353 - 358
    26. 26)
      • J.A. Hilder , J.A. Walker , A.M. Tyrrell .
        26. Hilder, J.A., Walker, J.A., Tyrrell, A.M.: ‘Optimising variability tolerant standard cell libraries’. 2009 IEEE Congress on Evolutionary Computation, May 2009, pp. 22732280.
        . 2009 IEEE Congress on Evolutionary Computation , 2273 - 2280
    27. 27)
      • J. Langeheine , M.A. Trefzer , J. Schemmel , K. Meier .
        27. Langeheine, J., Trefzer, M.A., Schemmel, J., Meier, K.: ‘Intrinsic evolution of analog electronic circuits using a CMOS FPTA chip’. Fifth Conf. on Evolutionary Methods for Design, Optimization and Control with Applications to Industrial and Societal Problems (EUROGEN), 2003.
        . Fifth Conf. on Evolutionary Methods for Design, Optimization and Control with Applications to Industrial and Societal Problems (EUROGEN)
    28. 28)
      • J. Langeheine .
        28. Langeheine, J.: ‘Intrinsic hardware evolution on the transistor level’. PhD dissertation, Rupertus Carola University of Heidelberg, Heidelberg, July 2005.
        . PhD dissertation
    29. 29)
      • K. Deb , S. Agrawal , A. Pratap , T. Meyarivan .
        29. Deb, K., Agrawal, S., Pratap, A., Meyarivan, T.: ‘A fast elitist non-dominated sorting genetic algorithm for multi-objective optimisation: NSGA-II’. Proc. of the Conf. on Parallel Problem Solving from Nature, 2000, pp. 849858.
        . Proc. of the Conf. on Parallel Problem Solving from Nature , 849 - 858
    30. 30)
      • M.A. Trefzer .
        30. Trefzer, M.A.: ‘Evolution of transistor circuits’. PhD dissertation, Rupertus Carola University of Heidelberg, Heidelberg, December 2006.
        . PhD dissertation
    31. 31)
      • N. Weste , D. Harris . (2011)
        31. Weste, N., Harris, D.: ‘CMOS VLSI design: a circuits and systems perspective’ (Addison-Wesley, 2011, 4th edn.).
        .
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2014.0146
Loading

Related content

content/journals/10.1049/iet-cdt.2014.0146
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address