http://iet.metastore.ingenta.com
1887

access icon free High throughput and secure advanced encryption standard on field programmable gate array with fine pipelining and enhanced key expansion

  • HTML
    93.69140625Kb
  • PDF
    540.7626953125Kb
  • XML
    92.33203125Kb
Loading full text...

Full text loading...

/deliver/fulltext/iet-cdt/9/3/IET-CDT.2014.0101.html;jsessionid=1gssqcbvqqpm3.x-iet-live-01?itemId=%2fcontent%2fjournals%2f10.1049%2fiet-cdt.2014.0101&mimeType=html&fmt=ahah

References

    1. 1)
      • J. Tate , P. Beck , H.H. Ibarra , S. Kumaravel , L. Miklas .
        1. Tate, J., Beck, P., Ibarra, H.H., Kumaravel, S., Miklas, L.: ‘Introduction to storage area networks and system networking’. 2012[Online]. Available at: http://www.ibm.com/redbooks.
        .
    2. 2)
    3. 3)
      • L. Henzen , W. Fichtner .
        3. Henzen, L., Fichtner, W.: ‘FPGA parallel-pipelined AES-GCM core for 100G Ethernet applications’. Proc. ESSCIRC, September 2010, pp. 202205.
        . Proc. ESSCIRC , 202 - 205
    4. 4)
      • 4. National Institute of Standards and Technology (NIST), Information Technology Laboratory (ITL): ‘Advanced encryption standard (AES)’, in: Federal Information Processing Standards (FIPS) Publication 197, September 2001.
        .
    5. 5)
      • K. Gaj , P. Chodowiec . (2009)
        5. Gaj, K., Chodowiec, P.: ‘FPGA and ASIC implementations of AES’. Cryptographic Engineering (Springer, 2009), pp. 235294.
        .
    6. 6)
      • Q. Liu , Z. Xu , Y. Yuan .
        6. Liu, Q., Xu, Z., Yuan, Y.: ‘A 66.1 Gbps single-pipeline AES on FPGA’. Proc. Int. Conf. Field-Programmable Technology, December 2013, pp. 378381.
        . Proc. Int. Conf. Field-Programmable Technology , 378 - 381
    7. 7)
      • G. Zhou , H. Michalik , L. Hinsenkamp .
        7. Zhou, G., Michalik, H., Hinsenkamp, L.: ‘Improving throughput of AES-GCM with pipelined karatsuba multipliers on FPGAs’. Reconfigurable computing: architectures, tools and applications (Springer, Berlin/Heidelberg), ser. Lecture Notes in Computer Science, 2009, pp. 193203.
        . , 193 - 203
    8. 8)
      • U. Hussain , H. Jamal .
        8. Hussain, U., Jamal, H.: ‘An efficient high throughput FPGA implementation of AES for multi-gigabit protocols’. Proc. Int. Conf. Frontiers of Information Technology, December 2012, pp. 215218.
        . Proc. Int. Conf. Frontiers of Information Technology , 215 - 218
    9. 9)
      • M.H. Rais , S.M. Qasim .
        9. Rais, M.H., Qasim, S.M.: ‘Efficient hardware realization of advanced encryption standard algorithm using Virtex-5 FPGA’, Int. J. Comput. Sci. Netw. Secur., 2009, 9, (9), pp. 5963.
        . Int. J. Comput. Sci. Netw. Secur. , 9 , 59 - 63
    10. 10)
      • M.H. Rais , S.M. Qasim .
        10. Rais, M.H., Qasim, S.M.: ‘A novel FPGA implementation of AES-128 using reduced residue of prime numbers based S-Box’, Int. J. Comput. Sci. Netw. Secur., 2009, 9, (9), pp. 305309.
        . Int. J. Comput. Sci. Netw. Secur. , 9 , 305 - 309
    11. 11)
      • A. Hodjat , I. Verbauwhede .
        11. Hodjat, A., Verbauwhede, I.: ‘A 21.54 Gbits/s fully pipelined AES processor on FPGA’. IEEE Proc. Int. Symp. Field-Programmable Custom Computing Machines, April 2004, pp. 308309.
        . IEEE Proc. Int. Symp. Field-Programmable Custom Computing Machines , 308 - 309
    12. 12)
      • T. Good , M. Benaissa .
        12. Good, T., Benaissa, M.: ‘AES on FPGA from the fastest to the smallest’. Cryptographic hardware and embedded systems (Springer, Berlin/Heidelberg), ser. Lecture Notes in Computer Science, 2005, pp. 427440.
        . , 427 - 440
    13. 13)
    14. 14)
      • K.U. Järvinen , M.T. Tommiska , J.O. Skyttä .
        14. Järvinen, K.U., Tommiska, M.T., Skyttä, J.O.: ‘A fully pipelined memoryless 17.8 Gbps AES-128 encryptor’. Proc. Int. Symp. Field Programmable Gate Arrays, ser. FPGA ‘03, New York, NY, USA, 2003, pp. 207215.
        . Proc. Int. Symp. Field Programmable Gate Arrays, ser. FPGA ‘03 , 207 - 215
    15. 15)
      • R.S.S.K. Reddy , P. Praneeth .
        15. Reddy, R.S.S.K., Praneeth, P.: ‘VLSI implementation of AES crypto processor for high throughput’, Int. J. Adv. Eng. Sci. Technol., 2011, 6, (1), pp. 2226.
        . Int. J. Adv. Eng. Sci. Technol. , 1 , 22 - 26
    16. 16)
      • G. Zhou , H. Michalik , L. Hinsenkamp .
        16. Zhou, G., Michalik, H., Hinsenkamp, L.: ‘Efficient and high-throughput implementations of AES-GCM on FPGAs’. Proc. Int. Conf. Field-Programmable Technology, December 2007, pp. 185192.
        . Proc. Int. Conf. Field-Programmable Technology , 185 - 192
    17. 17)
    18. 18)
    19. 19)
      • K. Shi , D. Boland , G. Constantinides .
        19. Shi, K., Boland, D., Constantinides, G.: ‘Accuracy-performance tradeoffs on an FPGA through overclocking’. IEEE Proc. Int. Symp. Field-Programmable Custom Computing Machines, April 2013, pp. 2936.
        . IEEE Proc. Int. Symp. Field-Programmable Custom Computing Machines , 29 - 36
    20. 20)
      • L. Hu , W. Yuan , M.T. Yu , J.F. Chu , F. Liu .
        20. Hu, L., Yuan, W., Yu, M.T., Chu, J.F., Liu, F.: ‘One-way property strategy and improvement of key generation algorithm of Rijndael’, J. JILIN Univ. (Eng. Technol. Edn.), 2009, 39, (1), pp. 137142.
        . J. JILIN Univ. (Eng. Technol. Edn.) , 1 , 137 - 142
    21. 21)
      • I. Saberi , B. Shojaie , M. Salleh .
        21. Saberi, I., Shojaie, B., Salleh, M.: ‘Enhanced key expansion for AES-256 by using even–odd method’. Proc. Int. Conf. Research and Innovation in Information Systems, November 2011, pp. 15.
        . Proc. Int. Conf. Research and Innovation in Information Systems , 1 - 5
    22. 22)
      • T. Chen , W. Huo , Z. Liu .
        22. Chen, T., Huo, W., Liu, Z.: ‘Design and efficient FPGA implementation of Ghash core for AES-GCM’. Proc. Int. Conf. Computational Intelligence and Software Engineering, December 2010, pp. 14.
        . Proc. Int. Conf. Computational Intelligence and Software Engineering , 1 - 4
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2014.0101
Loading

Related content

content/journals/10.1049/iet-cdt.2014.0101
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address