Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Built-in self test design of power switch with clock-gated charge/discharge transistor

It is becoming common to implement header (footer) power switches in low-power system-on-chip. However, the switches are not tested for manufacturing defects in most designs currently. In this study, a novel built-in self test (BIST) solution for power switch is proposed. To accelerate the test of the header (footer) switches, a charge (discharge) transistor is adopted in the proposed BIST circuit and the corresponding charge (discharge) transistor is gated by the test clock. Therefore the number of test patterns, the length of test vectors and the test time are all decreased. Besides, the test responses can be identified easily. If the test responses are all logic-high, the tested switches are fault-free. Or else, the tested switches are faulty. In addition, the structure of the proposed BIST circuit can be scaled freely with the amount of switches. For m switches, it takes m + 2 cycles to locate the faulty switches at worst. Finally, to verify the proposed BIST circuit, the BIST design with 255 header switches is implemented with SMIC 0.18 μm 1P6M logic process. The corresponding area is 0.043 mm2. The simulation results show that the BIST circuit can locate the possible manufacturing defects in the switches and discharge transistors within 257 clock cycles. The corresponding consumed power is 2.04 mW when the test frequency is 20 MHz.

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
    7. 7)
      • 7. Kassab, M., Tehranipoor, M.: ‘Test of power management structures’, in: Girard, P., Nicolici, N., Wen, X., (Eds.), ‘Power-aware testing and test strategies for low power devices’ (Springer, 2009), ch.10, pp. 295322.
    8. 8)
      • 11. Zhaobo, Z., Kavousianos, X., Tsiatouhas, Y., Chakrabarty, K.: ‘A BIST scheme for testing and repair of multi-mode power switches’. Proc. 2011 IEEE 17th Int. On-Line Testing Symp. (IOLTS), Athens, July 2011, pp. 115120.
    9. 9)
      • 12. Khursheed, S., Shi, K., Al-Hashimi, B.M., Wilson, P.R., Chakrabarty, K.: ‘Delay test for diagnosis of power switches’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst.(unpublished). doi: i10.1109/TVLSI.2013.2239319.
    10. 10)
      • 6. Goel, S.K., Meijer, M., de Gyvez, J.P.: ‘Efficient testing and diagnosis of faulty power switches in SOCs’, IET Comput. Digit. Tech., 2007, 1, (3), pp. 230236 (doi: 10.1049/iet-cdt:20060147).
    11. 11)
      • 8. Khursheed, S., Sheng, Y., Al-Hashimi, B.M., Xiaoyu, H., Flynn, D.: ‘Improved DFT for testing power switches’. Proc. 16th IEEE European Test Symp., Trondheim, Norway, May 2011, pp. 712.
    12. 12)
      • 2. Pakbaznia, E., Pedram, M.: ‘Design of a tri-modal multi-threshold CMOS switch with application to data retentive power gating’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2012, 20, (2), pp. 380385 (doi: 10.1109/TVLSI.2010.2102054).
    13. 13)
      • 4. Wei-Chih, H., Wei, H.: ‘Adaptive power control technique on power-gated circuitries’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2011, 19, (7), pp. 11671180 (doi: 10.1109/TVLSI.2010.2048587).
    14. 14)
      • 3. Mingoo, S., Hanson, S., Blaauw, D., Sylvester, D.: ‘Sleep mode analysis and optimization with minimal-sized power gating switch for ultra-low Vdd operation’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2012, 20, (4), pp. 605615 (doi: 10.1109/TVLSI.2011.2109069).
    15. 15)
      • 9. Hsiang-Hui, H., Ching-Hwa, C.: ‘Using clock-Vdd to test and diagnose the power-switch in power-gating circuit’. Proc. 25th IEEE VLSI Test Symp., Berkeley, CA, May 2007, pp. 110118.
    16. 16)
      • 1. Singh, R., Jong-Kwan, W., Hyunjoong, L., So Young, K., Suhwan, K.: ‘Power-gating noise minimization by three-step wake-up partitioning’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2012, 59, (4), pp. 749762 (doi: 10.1109/TCSI.2011.2169889).
    17. 17)
      • 5. Calimera, A., Benini, L., Macii, A., Macii, E., Poncino, M.: ‘Design of a flexible reactivation cell for safe power-mode transition in power-gated circuits’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2009, 56, (9), pp. 19791993 (doi: 10.1109/TCSI.2008.2010151).
    18. 18)
      • 10. Zhaobo, Z., Kavousianos, X., Yan, L., Tsiatouhas, Y., Chakrabarty, K.: ‘Signature analysis for testing, diagnosis, and repair of multi-mode power switches’. 2011 16th IEEE European Test Symp. (ETS), Trondheim, May 2011, pp. 1318.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2013.0081
Loading

Related content

content/journals/10.1049/iet-cdt.2013.0081
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address