Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Machine learning predictive modelling high-level synthesis design space exploration

Machine learning predictive modelling high-level synthesis design space exploration

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A machine learning-based predictive model design space exploration (DSE) method for high-level synthesis (HLS) is presented. The method creates a predictive model for a training set until a given error threshold is reached and then continues with the exploration using the predictive model avoiding time-consuming synthesis and simulations of new configurations. Results show that the authors’ method is on average 1.92 times faster than a genetic-algorithm DSE method generating comparable results, whereas it achieves better results when constraining the DSE runtime. When compared with a previously developed simulated annealer (SA)-based method, the proposed method is on average 2.09 faster, although again achieving comparable results.

References

    1. 1)
    2. 2)
      • Haubelt, C., Teich, J.: `Accelerating design space exploration', International Conference on ASIC, 2003, p. 79–84.
    3. 3)
      • I. Ahmad , M. Dhodi , F. Hielscher . Design-space exploration for high-level synthesis. Comput. Commun. , 491 - 496
    4. 4)
      • Haubelt, C., Teich, J.: `CHARMED: a multi-objective co–synthesis framework for multi–mode embedded systems', ASAP, 2004, p. 28–40.
    5. 5)
      • B. So , M.W. Hall , P.C. Diniz . A Compiler approach to fast hardware design space exploration in FPGA-based systems. IET Comput. Digit. Tech. , 165 - 176
    6. 6)
    7. 7)
      • www.cyberworkbench.com.
    8. 8)
    9. 9)
      • Carrion Schafer, B., Takenaka, T., Wakabayashi, K.: `Adaptive simulated annealer for high level synthesis design space exploration', VLSI DAT, 2009, p. 509–519.
    10. 10)
      • M. Holzer , B. Knerr , M. Rupp . Design space exploration with evolutionary multi-objective optimisation. Proc. Ind. Embedded Syst. , 125 - 133
    11. 11)
      • A. David , V. Veldhuizen , B.G. Lamont . On measuring multiobjective evolutionary algorithm performance. Cong. Evol. Comput. , 204 - 211
    12. 12)
    13. 13)
    14. 14)
      • I.H. Witten , E. Frank . (2005) Data mining.
    15. 15)
      • D. Kalyanmoy , S. Agrawal , A. Pratap , T. Meyarivan . A fast elitist non-dominated sorting genetic algorithm for multi-objective optimization: Nsga-ii. Parallel Prob. Solving Nat. , 849 - 858
    16. 16)
    17. 17)
      • B. So , P.C. Diniz , M.W. Hall . Using estimates from behavioral synthesis tools in compiler–directed design space exploration. DAC , 512 - 519
    18. 18)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2011.0115
Loading

Related content

content/journals/10.1049/iet-cdt.2011.0115
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address