Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Time-space test response compaction and diagnosis based on BCH codes

Time-space test response compaction and diagnosis based on BCH codes

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A test response compaction and diagnosis technique based on BCH error correction code is presented. Traditional time-domain BCH compaction is not very useful in practice because the area overhead is too large. On the other hand, space-domain BCH compaction does not have a sufficient compression ratio to support a multiple error diagnosis. The proposed time-space compaction technique shares the polynomials among scan chains to reduce the area overhead A Boolean satisfiability optimiser is employed to diagnose the minimum number of errors. In addition, an analytical model is proposed to estimate the aliasing probability, which helps to determine key parameters of the proposed compactor. To diagnose ten errors in a design of 500 k flip-flops, the compression ratio is more than 2600 and the area overhead is <5% of flip-flops.

References

    1. 1)
    2. 2)
      • Rajski, J., Tyszer, J., Reddy, S.M.: `Convolutional compaction of test responses', Proc. IEEE Int. Test Conf., 2003, p. 745–754.
    3. 3)
      • McAnney, W.H., Savir, J.: `There is information in faulty signature', Proc. IEEE Int. Test Conf., 1987, p. 630–636.
    4. 4)
      • Damarla, T.R., Su, W., Chung, M.J., Stroud, C.E., Michael, G.T.: `Built-in self test scheme for VLSI', Proc. Asia and South Pacific Design Automation Conf., 1995, p. 217–222.
    5. 5)
      • S. Lin , D.J. Costello . (1983) Error control coding: fundamentals and applications.
    6. 6)
    7. 7)
      • P.H. Bardell , W.H. McAnney , J. Savir . (1987) Built-in test for VLSI: pseudorandom techniques.
    8. 8)
      • A.P. Hillman , G.L. Alexander , R.M. Grassl . (1987) Discrete and combinatorial mathematics.
    9. 9)
      • Mitra, S., Kim, K.S.: `X-compact: an efficient response compaction technique for test cost reduction', Proc. IEEE Int. Test Conf., 2002, p. 311–320.
    10. 10)
    11. 11)
      • L.-T. Wang , C.-W. Wu , X. Wen . (2006) VLSI test principles and architectures: design for testability.
    12. 12)
      • Savir, J.: `Salvaging test windows in BIST diagnostics', Proc. IEEE VLSI Test Symp., 1997, p. 416–425.
    13. 13)
      • Wang, C., Reddy, S.M., Pomeranz, I., Rajski, J., Tyszer, J.: `On compacting test response data containing unknown values', Proc. IEEE/ACM Int. Conf. Comput. Aided Design, 2003, p. 855.
    14. 14)
      • Chen, P.-K., Hsing, Y-T., Wu, C.-W.: `On feasibility of HOY a wireless test methodology for VLSI chips and wafers', Proc. Int. Symp. VLSI Design, Automation, and Test (VLSI-DAT), April 2006, Hsinchu, p. 243–246.
    15. 15)
      • Lin, H.M., Li, J.C.M.: `Column parity and row select (CPRS): BIST diagnosis for errors in multiple scan chains', Proc. IEEE Int. Test Conf., 2005.
    16. 16)
      • Pouya, B., Touba, N.A.: `Synthesis of zero-aliasing elementary-tree space compactors', Proc. IEEE VLSI Test Symp., 1998, p. 70–77.
    17. 17)
      • T.R. Damarla , C.E. Stroud , A. Sathaye . Multiple error detection and identification via signature analysis. J. Electron. Testing: Theory Appl. , 3 , 193 - 207
    18. 18)
      • Wohl, P., Waicukauski, J.A., Patel, S., Maston, G.: `Effective diagnostics through interval unloads in a BIST environment', Proc. Design Automation Conf., 2002, p. 249–254.
    19. 19)
      • N. Een , N. Sorensson . Translating pseudo-Boolean constraints into SAT. J. Satisfiability Boolean Model. Comput. , 1 - 26
    20. 20)
      • M.G. Karpovsky , S.M. Chaudhry . Design of self-diagnostic boards by multiple signature analysis. IEEE Trans. Comput. , 9 , 1035 - 1044
    21. 21)
      • Saluja, K.K., Karpovsky, M.: `Testing computer hardware through data compression in space and time', Proc. IEEE Int. Test Conf., 1983, p. 83–89.
    22. 22)
      • Wang, F.M.: `Test response compaction and diagnosis using BCH code', 2008, Master, National Taiwan University.
    23. 23)
      • Reungpeerakul, T., Qian, X., Mourad, S.: `BCH-based compactors of test responses with controllable masks', Proc. Asian Test Symp., 2006, p. 395–400.
    24. 24)
      • Rajski, J., Tyszer, J., Mrugalski, G., Cheng, W.-T., Mukherjee, N., Kassab, M.: `X-press compactor for 1000x reduction of test data', Proc. IEEE Int. Test Conf., 2006, Paper 18.1.
    25. 25)
      • Bayraktaroglu, I., Orailoglu, A.: `Deterministic partitioning techniques for fault diagnosis in scan-based BIST', Proc. IEEE Int. Test Conf., 2000, p. 273–282.
    26. 26)
      • Semiconductor Industry Association: (2006). International Technology Roadmap for Semiconductors 2006 Update – Test and Test Equipment.
    27. 27)
      • Patel, J.H., Lumetta, S.S., Reddy, S.M.: `Application of Saluja-Karpovsky compactors to test responses with many unknowns', Proc. IEEE VLSI Test Symp., 2003, p. 107–112.
    28. 28)
      • Aitken, R.C., Agarwal, V.K.: `A diagnosis method using pseudo-random vectors without intermediate signatures', Proc. IEEE Int. Conf. Computer-Aided Design, 1989, p. 574–577.
    29. 29)
      • Mrugalski, G., Pogiel, A., Rajski, J., Tyszer, J., Wang, C.: `Fault diagnosis in designs with convolutional compactors', Proc. IEEE Int. Test Conf., 2004, p. 498–507.
    30. 30)
      • Cheng, W.T., Tsai, K.H., Huang, Y., Tamarapall, N., Rajski, J.: `Compactor independent direct diagnosis', Proc. IEEE Asian Test Symp., 2004, p. 204–209.
    31. 31)
      • Rajski, J., Tyszer, J.: `Fault diagnosis in scan-based BIST', Proc. IEEE Int. Test Conf., 1997, p. 894–902.
    32. 32)
      • Touba, N.A.: `X-canceling MISR – an X-tolerant methodology for compacting output responses with unknowns using a MISR', Proc. IEEE Int. Test Conf., 2007, Paper 6.2.
    33. 33)
      • Kibarian, J.: `The nature of yield ramping: keeping ahead of evolution', Proc. IEEE Int. Test Conf., 2005, Keynote Address.
    34. 34)
      • Wu, Y., Adham, S.: `BIST fault diagnosis in scan-based VLSI environments', Proc. IEEE Int. Test Conf., 1996, p. 48–57.
    35. 35)
      • Chan, J.C., Abraham, J.A.: `A study of faulty signatures using a matrix formulation', Proc. IEEE Int. Test Conf., September 1990, p. 553–561.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2008.0066
Loading

Related content

content/journals/10.1049/iet-cdt.2008.0066
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address