© The Institution of Engineering and Technology
Dynamic CMOS gates are widely exploited in high-performance designs because of their speed. However, they suffer from high noise sensitivity. The main reason for this is the sub-threshold leakage current flowing through the evaluation network. This problem becomes more and more severe with continuous scaling of the technology. A new circuit technique for increasing the noise tolerance of dynamic CMOS gates is studied. A comparison with previously reported schemes is presented. Simulations proved that, when 90 nm CMOS technology is used to realise wide fan-in gates, the proposed design technique can achieve the highest level of noise robustness. A 16 bits OR gate designed as proposed here shows a maximum unity noise gain of 675 mV, a computational delay of ∼115 ps and an energy dissipation of ∼33 fJ. Moreover, at the parity of energy-delay product (EDP), the novel approach achieves a noise robustness 10% higher than the most efficient technique existing in the literature, whereas, at the parity of noise robustness, it exhibits an EDP 33% lower.
References
-
-
1)
-
F. Mendoza-Hernandez ,
M. Linares-Aranda ,
V. Champac
.
Noise-tolerance improvement in dynamic CMOS logic circuits.
IEE Proc. Circuits, Devices Syst.
,
6 ,
565 -
573
-
2)
-
R.K. Krishnamurthy ,
A. Alvandpour ,
G. Balamurugan ,
N.R. Shanbhag ,
K. Soumyanath ,
S.Y. Borkar
.
A 130 nm 6 GHz 256×32 bit leakage-tolerant register file.
IEEE J. Solid-State Circuits
,
5 ,
624 -
632
-
3)
-
Kim, J., Roy, K.: `A leakage tolerant high fan-in dynamic circuit design technique', Proc. 27th European Solid-State Circ. Conf., ESSCIRC, September 2001, Villach, Austria, p. 309–312.
-
4)
-
Anis, M.H., Allam, M.W., Elmasry, M.I.: `High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies', Proc. Int. Symp. Low Power Electronics and Design, ISLPED 00, July 2000, Rapallo, Italy, p. 155–160.
-
5)
-
De, V., Borkar, S.: `Technology and design challenges for low power and high performance', Proc. Int. Symp. Low Power Electronics and Design, ISLPED 99, August 1999, San Diego, CA, USA, p. 163–138.
-
6)
-
Jung, S., Yoo, S., Kim, K., Kang, S.: `Skew-tolerant high-speed (STHS) domino logic', IEEE Int. Symp. Circuits and Systems, ISCAS 01, May 2001, Sydney, Australia, 4, p. 154–157.
-
7)
-
B.Y. Cao ,
M. Orshansky ,
T. Sato ,
D. Sylvester ,
C. Hu
.
Spice up your MOSFET modeling.
IEEE Circuits Devices Mag.
,
4 ,
17 -
23
-
8)
-
K. Roy ,
S. Mukhopadhyay ,
H. Mahmoodi-Meimand
.
Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuits.
Proc. IEEE
,
2 ,
305 -
327
-
9)
-
Shepard, K.L., Narayanan, V.: `Noise in deep submicron digital design', Int. Conf. Computer-Aided Design, ICCAD 96, Digest of Technical Papers, November 1996, San Jose, CA, USA, p. 524–531.
-
10)
-
Frustaci, F., Corsonello, P., Cocorullo, G.: `A new noise-tolerant dynamic logic circuit design', IEEE Ph.D. Research in Microelectronics and Electronics, PRIME 2007, July 2007, p. 61–64, Bordeaux, France.
-
11)
-
A. Alvandpour ,
R.K. Krishnamurthy ,
K. Soumyanath ,
S.Y. Borkar
.
A Sub-130-nm conditional keeper technique.
IEEE J. Solid-State Circuits
,
5 ,
633 -
638
-
12)
-
M.H. Anis ,
M.W. Allam ,
M.I. Elmasry
.
Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies.
IEEE Trans. Very Large Scale Integr. Syst.
,
2 ,
71 -
78
-
13)
-
H. Mahmoodi-Meimand ,
K. Roy
.
Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style.
IEEE Trans. Very Large Scale Integr. Syst.
,
3 ,
495 -
503
-
14)
-
L. Wang ,
N.R. Shanbhag
.
An energy-efficient noise-tolerant dynamic circuit technique.
IEEE Trans. Circuits Syst. II
,
11 ,
1300 -
1306
-
15)
-
Elgebaly, M., Sachdev, M.: `A leakage tolerant energy efficient wide domino circuit technique', Proc. 45th Midwest Symp. Circuits Syst., MWSCAS 02, August 2002, Tulsa, Oklahoma, USA, 1, p. 487–490.
-
16)
-
Moradi, F., Peiravi, A., Mahmoodi, H.: `A new leakage-tolerant design for high fan-in domino circuits', Proc. 16th Int. Conf. Microelectr., ICM 04, December 2004, Sfax, Tunisia, p. 493–496.
-
17)
-
Wang, L., Krishnamurthy, R.K., Soumyanath, K., Shanbhag, N.R.: `An energy-efficient leakage-tolerant dynamic circuit technique', Proc. 13th IEEE Int. ASIC/SOC Conf., September 2000, Arlington, VA, USA, p. 221–225.
-
18)
-
P. Gronowski ,
A. Chandrakasan ,
W.J. Bowhill ,
F. Fox
.
(2001)
Issues in dynamic logic design, Design of high-performance microprocessor circuits.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20080070
Related content
content/journals/10.1049/iet-cds_20080070
pub_keyword,iet_inspecKeyword,pub_concept
6
6