Monolithically integrated ΣΔ frequency synthesiser with distributed reference spurs

Access Full Text

Monolithically integrated ΣΔ frequency synthesiser with distributed reference spurs

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

Monolithically integrated fractional-N frequency synthesiser controlled by the dual edge triggered (DET) MASH ΣΔ modulator is presented. A DET modulator offers two advantages over the single edge triggered implementation: (1) it reduces the modulator's area by 15–20% and (2) it distributes switching noise power in such a manner that it does not degrade the first reference spur of a synthesiser but shifts the glitch energy to higher multiples of the reference frequency. A benefit of such a reference spur power distribution is demonstrated. A fabricated 11 GHz fully integrated sigma–delta phase-locked loop (PLL) with the DET modulator exhibits the first reference spur below –66 dBc over the whole locking range.

Inspec keywords: frequency synthesizers; phase locked loops; sigma-delta modulation

Other keywords: sigma delta phase-locked loop; glitch energy; reference frequency; frequency 11 GHz; switching noise power; monolithically integrated ΣΔ frequency synthesiser

Subjects: Signal generators; Modulators, demodulators, discriminators and mixers; A/D and D/A convertors

References

    1. 1)
      • Y. Jiang , A. Al-Sheraidah , Y. Wang , E. Sha , J.-G. Chung . A novel multiplexer-based low-power full adder. IEEE Trans. Circuits Syst. II , 7 , 345 - 348
    2. 2)
      • Wang, H., Brennan, P., Jiang, D.: `FPGA implementation of sigma-delta modulators in fractional-N frequency synthesis', Int. Symp. Signals, Circuits and Systems, 13–14 July 2007, 1, p. 1–4.
    3. 3)
      • B.D. Muer , M.S.J. Steyaert . A CMOS monolithic ΣΔ-controlled fractional-N frequency synthesizer for DCS-1800. IEEE J. Solid-State Circuits , 7 , 835 - 844
    4. 4)
      • Y.-C. Yang , S.-A. Yu , Y.-H. Liu , T. Wang , S.-S. Lu . A quantization noise suppression technique for ΔΣ fractional-N frequency synthesizers. IEEE J. Solid-State Circuits , 11 , 2500 - 2511
    5. 5)
      • R. Hossain , L.D. Wronski , A. Albicki . Low power design using double edge triggered flip-flops. IEEE Trans. Very Large Scale Integr. Syst. , 2 , 261 - 265
    6. 6)
      • J.-S. Lee , M.-S. Keel , S.-I. Lim , S. Kim . Charge pump with perfect current matching characteristics in phase-locked loops. Electron. Lett. , 23 , 1907 - 1908
    7. 7)
      • E. Temporiti , G. Albasini , I. Bietti , R. Castello , M. Colombo . A 700 kHz bandwidth ΣΔ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications. IEEE J. Solid-State Circuits , 9 , 1446 - 1454
    8. 8)
      • Ravi, A., Banerjee, G., Bishop, R.E., Bloechel, B.A., Carley, L.R., Soumyanath, K.: `10 GHz, 20 mW, fast locking, adaptive gain PLLs with on-chip frequency calibration for agile frequency synthesis in a 0.18 µm digital CMOS process', Symp. VLSI Circuits Digest of Technical Papers, 12–14 June 2003, p. 181–184.
    9. 9)
      • E. Sackinger , W. Guggenbuhl . A high-swing, high-impedance MOS cascode circuit. IEEE J. Solid-State Circuits , 1 , 289 - 298
    10. 10)
      • S. Pamarti , L. Jansson , I. Galton . A wideband 2.4-GHz delta-sigma fractional-N PLL with 1-Mb/s in-loop modulation. IEEE J. Solid-State Circuits , 1 , 49 - 62
    11. 11)
      • L. Perraud , M. Recouly , C. Pinatel . A direct-conversion CMOS transceiver for the 802.11a/b/g WLAN standard utilizing a Cartesian feedback transmitter. IEEE J. Solid-State Circuits , 12 , 2226 - 2238
    12. 12)
      • M. Tiebout , C. Kienmayer , R. Thüringer . 17 GHz transceiver design in 0.13 µm CMOS. IEEE RFIC Symp. , 101 - 104
    13. 13)
      • S. Cicero , Vaucher . (2002) Architectures for RF frequency synthesizers.
    14. 14)
      • P. Zhang , L. Der , D. Guo . A single-chip dual-band direct-conversion IEEE 802.11a/b/g WLAN transceiver in 0.18-µm CMOS. IEEE J. Solid-State Circuits , 9 , 1932 - 1939
    15. 15)
      • Larsson, P.: `Power supply noise in future ICs: a crystal ball reading', IEEE Custom Integrated Circuits Proc., 16–19 May 1999, p. 467–474.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20080059
Loading

Related content

content/journals/10.1049/iet-cds_20080059
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading