Statistical modelling of the variation in advanced process technologies using a multi-level partitioned response surface approach

Access Full Text

Statistical modelling of the variation in advanced process technologies using a multi-level partitioned response surface approach

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

The advances in semiconductor processing technologies have led to the need for a detailed understanding and stringent control of the variations in device performance. Statistical techniques provide methods, such as response surface modelling (RSM), to measure, characterise and model the variations, thus enabling an understanding and identification of the impact of these on both yield and performance of the devices and circuits built from advanced process technologies. The construction of response surface (RS) models, however, has been restricted to only a few variables, due to the number of TCAD simulations and hence the statistical analyses required for fitting sufficiently accurate models. The problem of modelling a large number of manufacturing process parameters is addressed by partitioning the parameters and subsequently building multi-level RS models which can analyse and predict the process variability. This approach greatly reduces (by approximately two to three orders of magnitude) the large number of TCAD simulations necessary to fit the RS models. The application of multi-level partitioned RSM is demonstrated on a 65 nm CMOS technology. With the device dimensions shrinking and the impact of manufacturing process variations becoming dominant on the device performance, the proposed approach plays a vital role in design for manufacturability. The variability information obtained from these models is important not only to control and optimise the process variation but also to quantify its effects on device and circuits designs.

Inspec keywords: statistical analysis; semiconductor device manufacture; response surface methodology

Other keywords: semiconductor processing technology; statistical modelling; multilevel partitioned response surface approach

Subjects: Other topics in statistics; Interpolation and function approximation (numerical analysis); Semiconductor device modelling, equivalent circuits, design and testing

References

    1. 1)
      • Tirumala, S., Mahotin, Y., Lin, X.: `Bringing manufacturing into design via process-dependent SPICE models', Proc. 7th Int. Symp. Quality Electronic Design (ISQED'06), 2006.
    2. 2)
      • J.A. Carballo . A DFM roadmap for the semiconductor industry:ITRS-DFM. Future Fab. Int. , 46 - 48
    3. 3)
      • R.L. Plackett , J.P. Burman . The design of optimum multifactorial experiments. Biometrika , 305 - 325
    4. 4)
    5. 5)
    6. 6)
      • H.C. Srinivasaiah , N. Bhat . Monte Carlo analysis of the implant dose sensitivity in 0.1 µm NMOSFET. Solid-State Electron. , 1379 - 1383
    7. 7)
      • ‘International Technology Road map for Semiconductor (ITRS)’, http://www.itrs.net/Links/2006Update/2006UpdateFinal.htm,2006 update.
    8. 8)
      • Minitab: ‘Minitab release 15, statistical software’ (Minitab Inc., USA, 2006).
    9. 9)
      • Taurus: ‘TSUPREM4 user's guide’ (Synopsis Inc., Mountain View, CA, 2003).
    10. 10)
      • P.N. Koch , D. Mavris , F. Mistree . Multi-level, partitioned response surfaces for modeling complex systems. Proc. 17th AIAA/USAF/NASA/ISSMO Symp. on Multidisciplinary Analysis & Optimization , 1954 - 1968
    11. 11)
      • D.C. Montgomery . (2001) Design and analysis of experiments.
    12. 12)
      • Ramakrishnan, H., Shedabale, S., Zhou, J., Russell, G., Yakovlev, A.: `Variability analysis of a high performance strained silicon Jamb latch synchronizer', Proc. 19th UK Async Forum, Imperial College, 2007, London.
    13. 13)
      • M. Nourani , A. Radhakrishnan . Testing on-die process variation in nanometer VLSI. IEEE Des. Test Comput. , 438 - 451
    14. 14)
      • G.E.P. Box , N.R. Draper . (1987) Empirical model-building and response surfaces.
    15. 15)
      • Borkar, S.: `Microarchitecture and design challenges for gigascale integration', Proc. 37th Annual IEEE/ACM International Symp. Microarchitecture, 2004, p. 2–3.
    16. 16)
    17. 17)
    18. 18)
      • MEDICI: ‘Two-dimensional device simulation program’ (Synopsis Inc., Mountain View, CA, 2003).
    19. 19)
    20. 20)
      • K. Hasnat , S. Murtaza , A.F. Tasch . A manufacturing sensitivity analysis of 0.35 µm LDD MOSFET's. IEEE Trans. Semicond. Manuf. , 53 - 59
    21. 21)
    22. 22)
      • B.P. Wong , A. Mittal , Y. Cao , G. Starr . (2005) Nano – CMOS circuit and physical design.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20080031
Loading

Related content

content/journals/10.1049/iet-cds_20080031
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading