Radio-frequency front-end for 5 GHz wireless local area network transceivers

Author(s): A. Italia ; F. Carrara ; A. Scuderi ; E. Ragonese ; C.D. Presti ; G. Sapone ; G. Palmisano
DOI: 10.1049/iet-cds:20080018

For access to this article, please select a purchase option:

Buy article PDF

Buy Knowledge Pack

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership

Recommend Title Publication to library

IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Author(s): A. Italia ¹ ; F. Carrara ¹ ; A. Scuderi ² ; E. Ragonese ¹ ; C.D. Presti ¹ ; G. Sapone ¹ ; G. Palmisano ¹
- Affiliations: 1: Facoltà di Ingegneria, Università di Catania, Catania, Italy
  2: Facoltà di Ingegneria, STMicroelectronics, Catania, Italy
Source: Volume 2, Issue 5, October 2008, p. 439 – 450
DOI: 10.1049/iet-cds:20080018 , Print ISSN 1751-858X, Online ISSN 1751-8598

A transceiver front-end for 5 GHz wireless local area network applications has been designed and implemented in a low-cost 46 GHz f_T pure-silicon bipolar technology. The transceiver front-end adopts a superheterodyne sliding-IF architecture and consists of a down-converter, an up-converter and an LO frequency synthesiser. By exploiting a 1 bit variable-gain low-noise amplifier, the down-converter is able to provide an excellent noise figure of 4 dB while ensuring an input 1 dB compression point of −10 dBm with a current consumption of 25 mA from a 3 V supply voltage. The transmitter front-end is implemented by means of a current-reuse variable-gain up-converter. The circuit provides an output 1 dB compression point of 5.3 dBm although consuming only 45 mA from a 3 V supply voltage. Moreover, a linear-in-dB gain control characteristic is achieved over a 35 dB dynamic range. The LO frequency synthesiser is implemented by means of an integer-N phase-locked loop. It features a phase noise of −117 dBc/Hz at 1 MHz offset from the centre frequency of 4.1 GHz and exhibits a tuning range of 1.2 GHz, from 3.47 to 4.65 GHz. The LO frequency synthesiser draws 20 mA from a 3 V supply voltage.

References

1. 1)
  - Carrara, F., Italia, A., Scuderi, A.: `Low-power RF circuits for multi-standard WLAN transceivers', IEEE European Microwave Integrated Circuit Conf., October 2007, p. 235–238.
2. 2)
  - H.R. Rategh , H. Samavari , T.H. Lee . A 5 GHz CMOS wireless LAN receiver front end. IEEE J. Solid-State Circuits , 5 , 780 - 787
3. 3)
  - W.F. Egan . (1981) Frequency synthesis by phase lock.
4. 4)
  - G. Girlando , S.A. Smerzi , T. Copani , G. Palmisano . A monolithic 12 GHz heterodyne receiver for DVB-S applications in silicon bipolar technology. IEEE Trans. Microw. Theory Tech. , 952 - 959
5. 5)
  - A. Scuderi , T. Biondi , E. Ragonese , G. Palmsano . A lumped scalable model for silicon integrated spiral inductors. IEEE Trans. Circuits Syst. I , 1203 - 1209
6. 6)
  - A. Scuderi , G. Palmisano . A low phase-noise voltage-controlled oscillator for 17 GHz applications. IEEE Microw. Wirel. Compon. Lett. , 191 - 193
7. 7)
  - P. Zhang . A single-chip dual-band direct-conversion IEEE 802.1a/b/g WLAN transceiver in 0.18 µm CMOS. IEEE J. Solid-State Circuits , 1932 - 1939
8. 8)
  - Heinspan, H., Soyeur, M.: `A fully integrated 5 GHz frequency synthesizer in SiGe BiCMOS', Proc. IEEE Bipolar/BiCMOS Circuits Technol. Meeting, September 1999, p. 165–168.
9. 9)
  - F.M. Gardner . (1979) Phaselock techniques.
10. 10)
  - Carrara, F., Palmisano, G.: `Variable-gain up-converter with current reuse for WCDMA wireless transmitters', Proc. IEEE Int. Symp. Circuits and Systems, May 2005, p. 3247–3250.
11. 11)
  - J.N. Burghartz , D.C. Edelstein , M. Soyuer , H. Ainspan , K.A. Jenkins . RF circuit design aspects of spiral inductors on Silicon. IEEE J. Solid-State Circuits , 2028 - 2034
12. 12)
  - M.A. Copeland , S.P. Voinigescu , D. Marchesan , P. Popescu , M.C. Malerpard . 5 GHz SiGe HBT monolithic radio transceiver with tunable filtering. IEEE Trans. Microw. Theory Tech. , 170 - 180
13. 13)
  - C. Lam , B. RazavI . A 2.6/5.2 GHz frequency synthesizer in 0.4 µm CMOS technology. IEEE J. Solid-State Circuits , 788 - 794
14. 14)
  - S. Pellerano , S. Levantino , C. Samori , A.L. Lacaita . A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider. IEEE J. Solid-State Circuits , 378 - 383
15. 15)
  - R. Ahola , A. Aktas . A single-chip CMOS transceiver for 802.11a/b/g Wireless LANs. IEEE J. Solid-State Circuits , 2250 - 2258
16. 16)
  - G. Girlando , G. Palmisano . Noise figure and impedance matching in RF cascode amplifiers. IEEE Trans. Circuits Syst. II , 1388 - 1396
17. 17)
  - Girlando, G., Copani, T., Smerzi, S.A., Castorina, A., Palmisano, G.: `A 12 GHz silicon bipolar receiver for digital satellite applications', Int. Solid-State Circuits Conf. Tech. Dig., February 2004, p. 276–277.
18. 18)
  - J.R. Long , M.A. Copeland . The modeling, characterization, and design of monolithic inductors for silicon RF IC's. IEEE J. Solid-State Circuits , 357 - 369
19. 19)
  - M. Zargari , M. Terrovitis . A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g wireless LAN. IEEE J. Solid-State Circuits , 2239 - 2247
20. 20)
  - T.-M. Chen , Y.-M. Chiu , C.-C. Wang . A low-power fullband 802.11a/b/g WLAN transceiver with on-chip PA. IEEE J. Solid-State Circuits , 2 , 983 - 990
21. 21)
  - Palmisano, G., Pennisi, S.: `Low noise amplifier with programmable gain', US Patent 6181206, June 1999.
22. 22)
  - `High speed physical layer in the 5 GHz band', IEEE Std 802.11a-1999, September 1999.
23. 23)
  - Alam, S.K., Degroat, J.: `A CMOS variable gain front-end for WCDMA receiver', IEEE Int. Symp. Circuits and Systems, May 2007, p. 1457–1460.
24. 24)
  - A.M. Niknejad , R.G. Meyer . Analysis, design, and optimization of spiral inductors and transformers for Si RF ICs. IEEE J. Solid-State Circuits , 10 , 1470 - 1481
25. 25)
  - Pennisi, S., Scaccianoce, S., Palmisano, G.: `A new design approach for variable-gain low-noise amplifiers', IEEE Radio Frequency Integrated Circuits Symp. Digest, June 2000, p. 139–142.
26. 26)
  - Z. Wang . A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance. IEEE J. Solid-State Circuits , 1293 - 1301
27. 27)
  - Physical (PHY) layer: ETSI TS 101 475, version 1.3.1, December 2001, Broadband Radio Access Networks (BRAN); HIPERLAN Type 2;.
28. 28)
  - Copani, T., Smerzi, S.A., Girlando, G., Palmisano, G.: `Transformer-based VCO for both phase noise and tuning range improvement in bipolar technology', US Patent 7245190, February 2005.
29. 29)
  - Simon, M.: `An 802.11a/b/g RF transceiver in an SoC', Int. Solid-State Circuits Conf. Tech. Dig., February 2007, p. 562–563.
30. 30)
  - Z. Wang . A voltage-controlled linear MOS transconductor using bias offset technique. IEEE J. Solid-State Circuits , 1 , 315 - 317
31. 31)
  - Maeda, T.: `A low-power dual-band triple-mode WLAN CMOS transceiver', Int. Solid-State Circuits Conf. Tech. Dig., February 2005, p. 100–101.
32. 32)
  - Nathawad, L.: `An IEEE 802.11a/b/g SoC for embedded WLAN applications', Int. Solid-State Circuits Conf. Tech. Dig., February 2006, p. 364–365.
33. 33)
  - G. Girlando , E. Ragonese , G. Palmisano . Silicon bipolar LNAs in the X and Ku bands. Analog Integr. Circuits Signal Process. , 119 - 127
34. 34)
  - T.H. Meng , B. McFarland , D. Su , J. Thomson . Design and implementation of an all-CMOS 802.11a wireless LAN chipset. IEEE Commun. Mag. , 160 - 168
35. 35)
  - F. Carrara , A. Italia , E. Ragonese , G. Palmisano . Design methodology for the optimization of transformer-loaded RF circuits. IEEE Trans. Circuits Syst. I , 761 - 768

Radio-frequency front-end for 5 GHz wireless local area network transceivers

Radio-frequency front-end for 5 GHz wireless local area network transceivers

Buy article PDF

Buy Knowledge Pack

Thank you

References

Related content