© The Institution of Engineering and Technology
The low-power/high-speed performance of current-mode logic (CML) D flip-flops based on negative-differential-resistance (NDR) devices is presented. The device count used in the fabricated circuit has been significantly reduced by using the NDR-based D flip-flop topology, leading to enhanced low-power/high-speed performance. The operation of the fabricated NDR-based CML D flip-flop has been confirmed to 36 Gb/s, which is the highest speed among NDR-based differential‐mode D flip-flops reported to date. The power consumption of the D flip-flop core circuit was measured to be as low as 20 mW at a power supply voltage of −3.3 V. In addition, a power–delay product of 0.55 pJ has been obtained from the NDR-based CML D flip-flop, which is the lowest value to the authors' knowledge among the previously reported D flip-flops up to operation speeds in the region of 40 Gb/s.
References
-
-
1)
-
Hitko, D.A., Hussain, T., Matthews, D.S.: `State of the art low power (42 mW per flip-flop) 150 GHz+ CML static divider implemented in scaled 0.2 µm emitter-width InP DHBTs', 18thIEEE Int. Conf. Indium Phosphide Related Materials, 7–11 May 2006, Princeton, NJ, USA, p. 85–88.
-
2)
-
K. Sano ,
K. Murata ,
T. Otsuji ,
T. Akeyoshi ,
N. Shimizu ,
E. Sano
.
An 80-Gb/s optoelectronic delayed flip-flop IC using resonant tunneling diodes and uni-traveling-carrier photodiode.
IEEE J. Solid-State Circuits
,
2 ,
281 -
289
-
3)
-
T. Dickson ,
R. Beerkens ,
S. Voinigescu
.
A 2.5-V 45-Gb/s decision circuit using SiGe BiCMOS logic.
IEEE J. Solid-State Circuits
,
4 ,
994 -
1003
-
4)
-
S. Choi ,
B. Lee ,
T. Kim ,
K. Yang
.
CML-type monostable bistable logic element (MOBILE) using InP-based monolithic RTD/HBT technology.
Electron. Lett.
,
792 -
793
-
5)
-
K. Maezawa ,
H. Matsuzaki ,
T. Akeyoshi
.
A novel delayed flip-flop circuit using resonant tunneling logic gates.
Jpn. J. Appl. Phys.
,
L212 -
L213
-
6)
-
U. Singh ,
M.M. Green
.
High-frequency CML clock dividers in 0.13 µm CMOS operating up to 38 GHz.
IEEE J. Solid-State Circuits
,
8 ,
1658 -
1661
-
7)
-
N. Jin ,
S.-Y. Chung ,
R. Yu
.
RF performance and modeling of Si/SiGe resonant interband tunnelling diodes.
IEEE Trans. Electron Devices
,
10 ,
2129 -
2135
-
8)
-
Y. Amamiya ,
Z. Yamazaki ,
Y. Suzuki
.
Low supply voltage operation of over-40-Gb/s digital ICs based on parallel-current-switching latch circuitry.
IEEE J. Solid-State Circuits
,
10 ,
2111 -
2117
-
9)
-
A.-E. Kasbari ,
P. Andre ,
A. Konczykowska
.
Design of high-speed master-slave D-type flip-flop in InP DHBT technology.
IEEE Trans. Microw. Theory Tech.
,
12 ,
3064 -
3069
-
10)
-
Van der Wagt, P., Broekaert, T., Yinger, S.: `50 Gb/s 3.3 V logic ICs in InP-HBT technology', IEEE Symp. VLSI Circuits, 17–19 June 2004, Honolulu, HI, USA, p. 326–329.
-
11)
-
N. Shimizu ,
T. Nagatsuma ,
T. Waho
.
In0.53Ga0.47As/AlAs resonant tunnelling diodes with switching time of 1.5 ps.
Electron. Lett.
,
19 ,
1695 -
1697
-
12)
-
K. Ishii ,
H. Nosaka ,
K. Sano
.
High-bit-rate low-power decision circuit using InP–InGaAs HBT technology.
IEEE J. Solid-State Circuits
,
7 ,
1583 -
1588
-
13)
-
Kim, T., Jeong, Y., Yang, K.: `A 45 mW RTD/HBT MOBILE D flip-flop IC operating up to 32 Gb/s', 18thIEEE Int. Conf. Indium Phosphide Related Materials, 7th–11 May 2006, Princeton, NJ, USA, p. 348–351.
-
14)
-
T. Suzuki ,
T. Takahashi ,
T. Hirose
.
A 80-Gbit/s D-type flip-flop circuit using InP HEMT technology.
IEEE J. Solid-State Circuits
,
10 ,
1706 -
1711
-
15)
-
T. Kim
.
Resonant tunneling diode/HBT D-flip-flop ICs using current mode logic-type monostable-bistable transition logic element with complementary outputs.
Jpn. J. Appl. Phys.
,
2743 -
2746
-
16)
-
K. Maezawa ,
H. Matsuzaki ,
M. Yamamoto ,
T. Otsuji
.
High-speed and low power operation of a resonant tunneling logic gate MOBILE.
IEEE Electron Device Lett.
,
80 -
82
-
17)
-
E.R. Brown ,
J.R. Soderstrom ,
C.D. Parker ,
L.J. Mahoney ,
K.M. Molvar ,
T.C. McGill
.
Oscillation up to 712 GHz in InAs/AlSb resonant-tunneling diodes.
Appl. Phys. Lett.
-
18)
-
C. Kidner ,
I. Mehdi ,
J.R. East
.
Power and stability limitations of resonant tunnelling diodes.
IEEE Trans. Microw. Theory Tech.
,
7 ,
864 -
872
-
19)
-
A. Konczykowska ,
F. Jorge ,
A. Kasbari
.
48 Gbit/s InP DHBT MS DFF with very low time jitter.
Electron. Lett.
,
19 ,
1081 -
1083
-
20)
-
D. Lippens ,
P. Mounaix
.
Small-signal impedance of GaAs–AlGaAs resonant tunnelling heterostructures at microwave frequency.
Electron. Lett.
,
18 ,
1180 -
1181
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20070135
Related content
content/journals/10.1049/iet-cds_20070135
pub_keyword,iet_inspecKeyword,pub_concept
6
6